[all-commits] [llvm/llvm-project] 75694f: AMDGPU/GlobalISel: RegBankLegalize rules for load

[Petar Avramovic via All-commits]

  Branch: refs/heads/users/petar-avramovic/new-rbs-rb-load-rules
  Home:   https://github.com/llvm/llvm-project
  Commit: 75694f85585d7b07c17d68f32632310ba1d939a9
      https://github.com/llvm/llvm-project/commit/75694f85585d7b07c17d68f32632310ba1d939a9
  Author: Petar Avramovic <Petar.Avramovic at amd.com>
  Date:   2024-11-28 (Thu, 28 Nov 2024)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeHelper.cpp
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeHelper.h
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.h
    M llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-load.mir
    M llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-zextload.mir

  Log Message:
  -----------
  AMDGPU/GlobalISel: RegBankLegalize rules for load

Add IDs for bit width that cover multiple LLTs: B32 B64 etc.
"Predicate" wrapper class for bool predicate functions used to
write pretty rules. Predicates can be combined using &&, || and !.
Lowering for splitting and widening loads.
Write rules for loads to not change existing mir tests from old
regbankselect.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications