[all-commits] [llvm/llvm-project] dbfca2: [MIR] Serialize virtual register flags (#110228)

Akshat Oke via All-commits all-commits at lists.llvm.org
Mon Oct 14 01:50:16 PDT 2024


  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: dbfca24b99987111586551698253dba0afbec09b
      https://github.com/llvm/llvm-project/commit/dbfca24b99987111586551698253dba0afbec09b
  Author: Akshat Oke <76596238+optimisan at users.noreply.github.com>
  Date:   2024-10-14 (Mon, 14 Oct 2024)

  Changed paths:
    M llvm/include/llvm/CodeGen/MIRParser/MIParser.h
    M llvm/include/llvm/CodeGen/MIRYamlMapping.h
    M llvm/include/llvm/CodeGen/TargetRegisterInfo.h
    M llvm/lib/CodeGen/MIRParser/MIParser.cpp
    M llvm/lib/CodeGen/MIRParser/MIRParser.cpp
    M llvm/lib/CodeGen/MIRPrinter.cpp
    M llvm/test/CodeGen/AMDGPU/limit-coalesce.mir
    A llvm/test/CodeGen/MIR/Generic/register-flag-error.mir
    M llvm/test/CodeGen/MIR/X86/expected-named-register-in-allocation-hint.mir
    M llvm/test/CodeGen/MIR/X86/generic-instr-type.mir
    M llvm/test/CodeGen/MIR/X86/register-operand-class.mir
    M llvm/test/CodeGen/MIR/X86/roundtrip.mir
    M llvm/test/CodeGen/MIR/X86/simple-register-allocation-hints.mir
    M llvm/test/CodeGen/MIR/X86/virtual-registers.mir
    M llvm/test/CodeGen/X86/GlobalISel/legalize-mul-v128.mir
    M llvm/test/CodeGen/X86/GlobalISel/legalize-mul-v256.mir
    M llvm/test/CodeGen/X86/GlobalISel/legalize-mul-v512.mir
    M llvm/test/CodeGen/X86/GlobalISel/regbankselect-AVX2.mir
    M llvm/test/CodeGen/X86/GlobalISel/regbankselect-AVX512.mir
    M llvm/test/CodeGen/X86/GlobalISel/regbankselect-X32.mir
    M llvm/test/CodeGen/X86/GlobalISel/select-GV-32.mir
    M llvm/test/CodeGen/X86/GlobalISel/select-GV-64.mir
    M llvm/test/CodeGen/X86/GlobalISel/select-add-v128.mir
    M llvm/test/CodeGen/X86/GlobalISel/select-add-v256.mir
    M llvm/test/CodeGen/X86/GlobalISel/select-copy.mir
    M llvm/test/CodeGen/X86/GlobalISel/select-extract-vec256.mir
    M llvm/test/CodeGen/X86/GlobalISel/select-extract-vec512.mir
    M llvm/test/CodeGen/X86/GlobalISel/select-inc.mir
    M llvm/test/CodeGen/X86/GlobalISel/select-memop-v256.mir
    M llvm/test/CodeGen/X86/GlobalISel/x86-legalize-GV.mir
    M llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-GV.mir
    M llvm/test/tools/llvm-reduce/mir/preserve-reg-hints.mir

  Log Message:
  -----------
  [MIR] Serialize virtual register flags (#110228)

[MIR] Serialize virtual register flags

This introduces target-specific vreg flag serialization. Flags are represented as `uint8_t` and the `TargetRegisterInfo` override provides methods `getVRegFlagValue` to deserialize and `getVRegFlagsOfReg` to serialize.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications


More information about the All-commits mailing list