[all-commits] [llvm/llvm-project] 32acf1: [RISCV] Use XLenVT as LocVT for f16/f32/f164 with ...

[Craig Topper via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 32acf1e95b42614ef76cd98cdbc1b8aec0f0a830
      https://github.com/llvm/llvm-project/commit/32acf1e95b42614ef76cd98cdbc1b8aec0f0a830
  Author: Craig Topper <craig.topper at sifive.com>
  Date:   2024-08-26 (Mon, 26 Aug 2024)

  Changed paths:
    M llvm/lib/Target/RISCV/RISCVISelLowering.cpp
    M llvm/test/CodeGen/RISCV/fastcc-without-f-reg.ll

  Log Message:
  -----------
  [RISCV] Use XLenVT as LocVT for f16/f32/f164 with Zfinx in CC_RISCV_FastCC.

This is need to make sure we create FMV_X_W/FMV_X_H/bitcast nodes
that match up with what return lowering will do.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications