[all-commits] [llvm/llvm-project] 7d4aa1: [mlir][IR] Auto-generate element type verification...

[Matthias Springer via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 7d4aa1ff6bab27b5442f4765336fa827479d7bbc
      https://github.com/llvm/llvm-project/commit/7d4aa1ff6bab27b5442f4765336fa827479d7bbc
  Author: Matthias Springer <me at m-sp.org>
  Date:   2024-08-12 (Mon, 12 Aug 2024)

  Changed paths:
    M mlir/include/mlir/IR/BuiltinTypes.td
    M mlir/lib/AsmParser/TypeParser.cpp
    M mlir/test/IR/invalid-builtin-types.mlir
    M mlir/test/python/ir/builtin_types.py

  Log Message:
  -----------
  [mlir][IR] Auto-generate element type verification for VectorType (#102449)

#102326 enables verification of type parameters that are type
constraints. The element type verification for `VectorType` (and maybe
other builtin types in the future) can now be auto-generated.

Also remove redundant error checking in the vector type parser: element
type and dimensions are already checked by the verifier (which is called
from `getChecked`).

Depends on #102326.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications