[all-commits] [llvm/llvm-project] 635d20: [RISCV] full support for riscv_rvv_vector_bits att...

[Vladislav Belov via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 635d20e9e72e25966b196bb012a90e750ae00c6d
      https://github.com/llvm/llvm-project/commit/635d20e9e72e25966b196bb012a90e750ae00c6d
  Author: Vladislav Belov <vladislav.belov at syntacore.com>
  Date:   2024-08-08 (Thu, 08 Aug 2024)

  Changed paths:
    M clang/include/clang/AST/Type.h
    M clang/lib/AST/ASTContext.cpp
    M clang/lib/AST/ItaniumMangle.cpp
    M clang/lib/AST/JSONNodeDumper.cpp
    M clang/lib/AST/TextNodeDumper.cpp
    M clang/lib/AST/TypePrinter.cpp
    M clang/lib/CodeGen/Targets/RISCV.cpp
    M clang/lib/Sema/SemaExpr.cpp
    M clang/lib/Sema/SemaType.cpp
    A clang/test/CodeGen/RISCV/attr-riscv-rvv-vector-bits-less-8-call.c
    A clang/test/CodeGen/RISCV/attr-riscv-rvv-vector-bits-less-8-cast.c
    A clang/test/CodeGen/RISCV/attr-rvv-vector-bits-bitcast-less-8.c
    M clang/test/CodeGen/RISCV/attr-rvv-vector-bits-globals.c
    M clang/test/CodeGen/RISCV/attr-rvv-vector-bits-types.c
    M clang/test/CodeGenCXX/riscv-mangle-rvv-fixed-vectors.cpp
    M clang/test/Sema/attr-riscv-rvv-vector-bits.c

  Log Message:
  -----------
  [RISCV] full support for riscv_rvv_vector_bits attribute (#100110)

Add support for using attribute((rvv_vector_bits(N))), when N < 8.
It allows using all fixed length vector mask types regardless VLEN
value.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications