[all-commits] [llvm/llvm-project] a2ad62: AMDGPU: Regenerate test checks

Matt Arsenault via All-commits all-commits at lists.llvm.org
Mon Aug 5 06:34:49 PDT 2024


  Branch: refs/heads/users/arsenm/infer-address-spaces-improve-repeated-users
  Home:   https://github.com/llvm/llvm-project
  Commit: a2ad627bea1ba8aeba91d39555497692b8f96385
      https://github.com/llvm/llvm-project/commit/a2ad627bea1ba8aeba91d39555497692b8f96385
  Author: Matt Arsenault <Matthew.Arsenault at amd.com>
  Date:   2024-08-05 (Mon, 05 Aug 2024)

  Changed paths:
    M llvm/test/CodeGen/AMDGPU/promote-kernel-arguments.ll

  Log Message:
  -----------
  AMDGPU: Regenerate test checks


  Commit: 74bc354ae23f15aebbda9b101e504f76c09d5727
      https://github.com/llvm/llvm-project/commit/74bc354ae23f15aebbda9b101e504f76c09d5727
  Author: Matt Arsenault <Matthew.Arsenault at amd.com>
  Date:   2024-08-05 (Mon, 05 Aug 2024)

  Changed paths:
    M llvm/lib/Transforms/Scalar/InferAddressSpaces.cpp
    M llvm/test/Transforms/InferAddressSpaces/AMDGPU/store-pointer-to-self.ll

  Log Message:
  -----------
  InferAddressSpaces: Improve handling of instructions with multiple pointer uses

The use list iteration worked correctly for the load and store case. The atomic
instructions happen to have the pointer value as the last visited operand, but we
rejected the instruction as simple after the first encountered use.

Ignore the use list for the recognized load/store/atomic instructions, and just
try to directly replace the known pointer use.


Compare: https://github.com/llvm/llvm-project/compare/b53c732dbe19...74bc354ae23f

To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications


More information about the All-commits mailing list