[all-commits] [llvm/llvm-project] 435114: [mlir][test] Rename Vector integration tests for C...
Andrzej Warzyński via All-commits
all-commits at lists.llvm.org
Thu May 30 10:07:05 PDT 2024
Branch: refs/heads/main
Home: https://github.com/llvm/llvm-project
Commit: 435114f9fe2139bec770e5a95799f4eab20639e7
https://github.com/llvm/llvm-project/commit/435114f9fe2139bec770e5a95799f4eab20639e7
Author: Andrzej Warzyński <andrzej.warzynski at arm.com>
Date: 2024-05-30 (Thu, 30 May 2024)
Changed paths:
A mlir/test/Integration/Dialect/Vector/CPU/0-d-vectors.mlir
A mlir/test/Integration/Dialect/Vector/CPU/AMX/mulf-full.mlir
A mlir/test/Integration/Dialect/Vector/CPU/AMX/mulf.mlir
A mlir/test/Integration/Dialect/Vector/CPU/AMX/muli-ext.mlir
A mlir/test/Integration/Dialect/Vector/CPU/AMX/muli-full.mlir
A mlir/test/Integration/Dialect/Vector/CPU/AMX/muli.mlir
R mlir/test/Integration/Dialect/Vector/CPU/AMX/test-mulf-full.mlir
R mlir/test/Integration/Dialect/Vector/CPU/AMX/test-mulf.mlir
R mlir/test/Integration/Dialect/Vector/CPU/AMX/test-muli-ext.mlir
R mlir/test/Integration/Dialect/Vector/CPU/AMX/test-muli-full.mlir
R mlir/test/Integration/Dialect/Vector/CPU/AMX/test-muli.mlir
R mlir/test/Integration/Dialect/Vector/CPU/AMX/test-tilezero-block.mlir
R mlir/test/Integration/Dialect/Vector/CPU/AMX/test-tilezero.mlir
A mlir/test/Integration/Dialect/Vector/CPU/AMX/tilezero-block.mlir
A mlir/test/Integration/Dialect/Vector/CPU/AMX/tilezero.mlir
A mlir/test/Integration/Dialect/Vector/CPU/ArmSME/load-vertical.mlir
A mlir/test/Integration/Dialect/Vector/CPU/ArmSME/multi-tile-transpose.mlir
A mlir/test/Integration/Dialect/Vector/CPU/ArmSME/outerproduct-f16f16f32.mlir
A mlir/test/Integration/Dialect/Vector/CPU/ArmSME/outerproduct-f32.mlir
A mlir/test/Integration/Dialect/Vector/CPU/ArmSME/outerproduct-f64.mlir
A mlir/test/Integration/Dialect/Vector/CPU/ArmSME/outerproduct-i8i8i32.mlir
A mlir/test/Integration/Dialect/Vector/CPU/ArmSME/ssve.mlir
R mlir/test/Integration/Dialect/Vector/CPU/ArmSME/test-load-vertical.mlir
R mlir/test/Integration/Dialect/Vector/CPU/ArmSME/test-multi-tile-transpose.mlir
R mlir/test/Integration/Dialect/Vector/CPU/ArmSME/test-outerproduct-f16f16f32.mlir
R mlir/test/Integration/Dialect/Vector/CPU/ArmSME/test-outerproduct-f32.mlir
R mlir/test/Integration/Dialect/Vector/CPU/ArmSME/test-outerproduct-f64.mlir
R mlir/test/Integration/Dialect/Vector/CPU/ArmSME/test-outerproduct-i8i8i32.mlir
R mlir/test/Integration/Dialect/Vector/CPU/ArmSME/test-ssve.mlir
R mlir/test/Integration/Dialect/Vector/CPU/ArmSME/test-transfer-read-2d.mlir
R mlir/test/Integration/Dialect/Vector/CPU/ArmSME/test-transfer-write-2d.mlir
R mlir/test/Integration/Dialect/Vector/CPU/ArmSME/test-transpose.mlir
A mlir/test/Integration/Dialect/Vector/CPU/ArmSME/tile-fill.mlir
R mlir/test/Integration/Dialect/Vector/CPU/ArmSME/tile_fill.mlir
A mlir/test/Integration/Dialect/Vector/CPU/ArmSME/transfer-read-2d.mlir
A mlir/test/Integration/Dialect/Vector/CPU/ArmSME/transfer-write-2d.mlir
A mlir/test/Integration/Dialect/Vector/CPU/ArmSME/transpose.mlir
A mlir/test/Integration/Dialect/Vector/CPU/ArmSVE/contraction.mlir
A mlir/test/Integration/Dialect/Vector/CPU/ArmSVE/scalable-interleave.mlir
A mlir/test/Integration/Dialect/Vector/CPU/ArmSVE/sve.mlir
R mlir/test/Integration/Dialect/Vector/CPU/ArmSVE/test-contraction.mlir
R mlir/test/Integration/Dialect/Vector/CPU/ArmSVE/test-scalable-interleave.mlir
R mlir/test/Integration/Dialect/Vector/CPU/ArmSVE/test-sve.mlir
A mlir/test/Integration/Dialect/Vector/CPU/X86Vector/dot.mlir
A mlir/test/Integration/Dialect/Vector/CPU/X86Vector/inline-asm-vector-avx512.mlir
A mlir/test/Integration/Dialect/Vector/CPU/X86Vector/mask-compress.mlir
A mlir/test/Integration/Dialect/Vector/CPU/X86Vector/rsqrt.mlir
A mlir/test/Integration/Dialect/Vector/CPU/X86Vector/sparse-dot-product.mlir
R mlir/test/Integration/Dialect/Vector/CPU/X86Vector/test-dot.mlir
R mlir/test/Integration/Dialect/Vector/CPU/X86Vector/test-inline-asm-vector-avx512.mlir
R mlir/test/Integration/Dialect/Vector/CPU/X86Vector/test-mask-compress.mlir
R mlir/test/Integration/Dialect/Vector/CPU/X86Vector/test-rsqrt.mlir
R mlir/test/Integration/Dialect/Vector/CPU/X86Vector/test-sparse-dot-product.mlir
R mlir/test/Integration/Dialect/Vector/CPU/X86Vector/test-vp2intersect-i32.mlir
A mlir/test/Integration/Dialect/Vector/CPU/X86Vector/vp2intersect-i32.mlir
A mlir/test/Integration/Dialect/Vector/CPU/broadcast.mlir
A mlir/test/Integration/Dialect/Vector/CPU/compress.mlir
A mlir/test/Integration/Dialect/Vector/CPU/constant-mask.mlir
A mlir/test/Integration/Dialect/Vector/CPU/contraction.mlir
A mlir/test/Integration/Dialect/Vector/CPU/create-mask-v4i1.mlir
A mlir/test/Integration/Dialect/Vector/CPU/create-mask.mlir
A mlir/test/Integration/Dialect/Vector/CPU/expand.mlir
A mlir/test/Integration/Dialect/Vector/CPU/extract-strided-slice.mlir
A mlir/test/Integration/Dialect/Vector/CPU/flat-transpose-col.mlir
A mlir/test/Integration/Dialect/Vector/CPU/flat-transpose-row.mlir
A mlir/test/Integration/Dialect/Vector/CPU/fma.mlir
A mlir/test/Integration/Dialect/Vector/CPU/gather.mlir
A mlir/test/Integration/Dialect/Vector/CPU/index-vectors.mlir
A mlir/test/Integration/Dialect/Vector/CPU/insert-strided-slice.mlir
A mlir/test/Integration/Dialect/Vector/CPU/interleave.mlir
A mlir/test/Integration/Dialect/Vector/CPU/maskedload.mlir
A mlir/test/Integration/Dialect/Vector/CPU/maskedstore.mlir
A mlir/test/Integration/Dialect/Vector/CPU/matrix-multiply-col.mlir
A mlir/test/Integration/Dialect/Vector/CPU/matrix-multiply-row.mlir
A mlir/test/Integration/Dialect/Vector/CPU/outerproduct-f32.mlir
A mlir/test/Integration/Dialect/Vector/CPU/outerproduct-i64.mlir
A mlir/test/Integration/Dialect/Vector/CPU/print-fp.mlir
A mlir/test/Integration/Dialect/Vector/CPU/print-int.mlir
A mlir/test/Integration/Dialect/Vector/CPU/print-str.mlir
A mlir/test/Integration/Dialect/Vector/CPU/realloc.mlir
A mlir/test/Integration/Dialect/Vector/CPU/reductions-f32-reassoc.mlir
A mlir/test/Integration/Dialect/Vector/CPU/reductions-f32.mlir
A mlir/test/Integration/Dialect/Vector/CPU/reductions-f64-reassoc.mlir
A mlir/test/Integration/Dialect/Vector/CPU/reductions-f64.mlir
A mlir/test/Integration/Dialect/Vector/CPU/reductions-i32.mlir
A mlir/test/Integration/Dialect/Vector/CPU/reductions-i4.mlir
A mlir/test/Integration/Dialect/Vector/CPU/reductions-i64.mlir
A mlir/test/Integration/Dialect/Vector/CPU/reductions-si4.mlir
A mlir/test/Integration/Dialect/Vector/CPU/reductions-ui4.mlir
A mlir/test/Integration/Dialect/Vector/CPU/rewrite-narrow-types.mlir
A mlir/test/Integration/Dialect/Vector/CPU/scan.mlir
A mlir/test/Integration/Dialect/Vector/CPU/scatter.mlir
A mlir/test/Integration/Dialect/Vector/CPU/shape-cast.mlir
A mlir/test/Integration/Dialect/Vector/CPU/shuffle.mlir
A mlir/test/Integration/Dialect/Vector/CPU/shuffle16x16.mlir
A mlir/test/Integration/Dialect/Vector/CPU/sparse-dot-matvec.mlir
A mlir/test/Integration/Dialect/Vector/CPU/sparse-saxpy-jagged-matvec.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-0-d-vectors.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-broadcast.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-compress.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-constant-mask.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-contraction.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-create-mask-v4i1.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-create-mask.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-expand.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-extract-strided-slice.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-flat-transpose-col.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-flat-transpose-row.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-fma.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-gather.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-index-vectors.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-insert-strided-slice.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-interleave.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-maskedload.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-maskedstore.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-matrix-multiply-col.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-matrix-multiply-row.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-outerproduct-f32.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-outerproduct-i64.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-print-fp.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-print-int.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-print-str.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-realloc.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-reductions-f32-reassoc.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-reductions-f32.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-reductions-f64-reassoc.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-reductions-f64.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-reductions-i32.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-reductions-i4.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-reductions-i64.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-reductions-si4.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-reductions-ui4.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-rewrite-narrow-types.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-scan.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-scatter.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-shape-cast.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-shuffle.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-shuffle16x16.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-sparse-dot-matvec.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-sparse-saxpy-jagged-matvec.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-transfer-read-1d.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-transfer-read-2d.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-transfer-read-3d.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-transfer-read.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-transfer-to-loops.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-transfer-write.mlir
R mlir/test/Integration/Dialect/Vector/CPU/test-transpose.mlir
A mlir/test/Integration/Dialect/Vector/CPU/transfer-read-1d.mlir
A mlir/test/Integration/Dialect/Vector/CPU/transfer-read-2d.mlir
A mlir/test/Integration/Dialect/Vector/CPU/transfer-read-3d.mlir
A mlir/test/Integration/Dialect/Vector/CPU/transfer-read.mlir
A mlir/test/Integration/Dialect/Vector/CPU/transfer-to-loops.mlir
A mlir/test/Integration/Dialect/Vector/CPU/transfer-write.mlir
A mlir/test/Integration/Dialect/Vector/CPU/transpose.mlir
Log Message:
-----------
[mlir][test] Rename Vector integration tests for CPU (nfc) (#93521)
To keep the test filenames consistent, this patch:
* removes "test-" from file names (there used to be a mix of
"test-feature-1.mlir" and "feature-2.mlir"),
* replaces "_" with "-" (there used to be a mix of "feature-3.mlir"
and "feature_4.mlir").
Only files under test/Integration/Dialect/Vector/CPU are updated.
To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications
More information about the All-commits
mailing list