[all-commits] [llvm/llvm-project] 4bf06b: [GISEL][RISCV] IRTranslator for scalable vector lo...

[Jiahan Xie via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 4bf06bebb9d34bb7e3e025442dd0c1cb4e9d3911
      https://github.com/llvm/llvm-project/commit/4bf06bebb9d34bb7e3e025442dd0c1cb4e9d3911
  Author: Jiahan Xie <88367305+jiahanxie353 at users.noreply.github.com>
  Date:   2024-03-19 (Tue, 19 Mar 2024)

  Changed paths:
    M llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
    M llvm/lib/Target/RISCV/RISCVISelLowering.cpp
    A llvm/test/CodeGen/RISCV/GlobalISel/irtranslator/vec-ld.ll

  Log Message:
  -----------
  [GISEL][RISCV] IRTranslator for scalable vector load (#80006)

Add IRTranslator for scalable vector load instruction and include
corresponding tests with alignment argument included, which can be
smaller/equal/larger than element size or smaller/equal/larger than the
minimum total vector size.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications