[all-commits] [llvm/llvm-project] e4b772: [SLP]Do extra analysis int minbitwidth if some che...
Alexey Bataev via All-commits
all-commits at lists.llvm.org
Thu Mar 14 16:45:09 PDT 2024
Branch: refs/heads/main
Home: https://github.com/llvm/llvm-project
Commit: e4b772444c8176abe30d364e4a946ee6c8ae8de4
https://github.com/llvm/llvm-project/commit/e4b772444c8176abe30d364e4a946ee6c8ae8de4
Author: Alexey Bataev <a.bataev at outlook.com>
Date: 2024-03-14 (Thu, 14 Mar 2024)
Changed paths:
M llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
M llvm/test/Transforms/SLPVectorizer/AArch64/horizontal.ll
Log Message:
-----------
[SLP]Do extra analysis int minbitwidth if some checks return false.
The instruction itself can be considered good for minbitwidth casting,
even if one of the operand checks returns false.
Reviewers: RKSimon
Reviewed By: RKSimon
Pull Request: https://github.com/llvm/llvm-project/pull/84363
To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications
More information about the All-commits
mailing list