[all-commits] [llvm/llvm-project] 10edab: [X86][GlobalISel] Enable G_SDIV/G_UDIV/G_SREM/G_UR...

Evgenii Kudriashov via All-commits all-commits at lists.llvm.org
Thu Mar 7 15:11:15 PST 2024


  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 10edabbcf331fdd53d27c5195de1b692a0063721
      https://github.com/llvm/llvm-project/commit/10edabbcf331fdd53d27c5195de1b692a0063721
  Author: Evgenii Kudriashov <evgenii.kudriashov at intel.com>
  Date:   2024-03-08 (Fri, 08 Mar 2024)

  Changed paths:
    M llvm/lib/Target/X86/GISel/X86InstructionSelector.cpp
    M llvm/lib/Target/X86/GISel/X86LegalizerInfo.cpp
    A llvm/test/CodeGen/X86/GlobalISel/legalize-sdiv.mir
    A llvm/test/CodeGen/X86/GlobalISel/legalize-srem.mir
    A llvm/test/CodeGen/X86/GlobalISel/legalize-udiv.mir
    A llvm/test/CodeGen/X86/GlobalISel/legalize-urem.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86-legalize-sdiv.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86-legalize-srem.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86-legalize-udiv.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86-legalize-urem.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86-select-sdiv.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86-select-srem.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86-select-udiv.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86-select-urem.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-sdiv.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-srem.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-udiv.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-urem.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86_64-select-sdiv.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86_64-select-srem.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86_64-select-udiv.mir
    R llvm/test/CodeGen/X86/GlobalISel/x86_64-select-urem.mir
    A llvm/test/CodeGen/X86/isel-sdiv.ll
    A llvm/test/CodeGen/X86/isel-srem.ll
    A llvm/test/CodeGen/X86/isel-udiv.ll
    A llvm/test/CodeGen/X86/isel-urem.ll

  Log Message:
  -----------
  [X86][GlobalISel] Enable G_SDIV/G_UDIV/G_SREM/G_UREM (#81615)

* Create a libcall for s64 type for 32 bit targets.
* Fix a bug in REM selection: SUBREG_TO_REG is not intended to produce a
value from super registers.
* Replace selector tests by end-to-end tests. Other passes
check the selected MIR better.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications


More information about the All-commits mailing list