[all-commits] [llvm/llvm-project] 72a60e: [AArch64][NFC] Use regexes in register class tests

[Sam Tebbs via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 72a60e770cee713a47876483798747cb7db58da6
      https://github.com/llvm/llvm-project/commit/72a60e770cee713a47876483798747cb7db58da6
  Author: Samuel Tebbs <samuel.tebbs at arm.com>
  Date:   2024-02-29 (Thu, 29 Feb 2024)

  Changed paths:
    M llvm/test/CodeGen/AArch64/GlobalISel/irtranslator-inline-asm.ll
    M llvm/test/CodeGen/AArch64/GlobalISel/irtranslator-unwind-inline-asm.ll
    M llvm/test/CodeGen/AArch64/aarch64-sme2-asm.ll
    M llvm/test/CodeGen/AArch64/callbr-asm-outputs-indirect-isel.ll
    M llvm/test/CodeGen/AArch64/emit_fneg_with_non_register_operand.mir
    M llvm/test/CodeGen/AArch64/peephole-insvigpr.mir

  Log Message:
  -----------
  [AArch64][NFC] Use regexes in register class tests

Some MIR and IR tests include checks for register class IDs, which are
unnecessary since the register class name is also checked for and that
doesn't change when new classes are added. This patch replaces the
hard-coded register class ID checks with regexes so they don't have to
be updated every time a new class is added.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications