[all-commits] [llvm/llvm-project] 4216a3: [RISCV][NFC] Use sub to construct RVV registers wi...

[Wang Pengcheng via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 4216a300e324d58bb6f0efcc8b2490e6c6983ae8
      https://github.com/llvm/llvm-project/commit/4216a300e324d58bb6f0efcc8b2490e6c6983ae8
  Author: Wang Pengcheng <wangpengcheng.pp at bytedance.com>
  Date:   2024-02-26 (Mon, 26 Feb 2024)

  Changed paths:
    M llvm/lib/Target/RISCV/RISCVRegisterInfo.td

  Log Message:
  -----------
  [RISCV][NFC] Use sub to construct RVV registers without V0 (#82962)

This reduces some lines.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications