[all-commits] [llvm/llvm-project] ac4ff6: [CodeGen][MachineVerifier] Use TypeSize instead of...

[Michael Maitland via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: ac4ff6168ab803db282f56af05270faf916f22e2
      https://github.com/llvm/llvm-project/commit/ac4ff6168ab803db282f56af05270faf916f22e2
  Author: Michael Maitland <michaeltmaitland at gmail.com>
  Date:   2023-11-07 (Tue, 07 Nov 2023)

  Changed paths:
    M llvm/include/llvm/CodeGen/TargetRegisterInfo.h
    M llvm/lib/CodeGen/MachineVerifier.cpp
    M llvm/lib/CodeGen/TargetRegisterInfo.cpp
    M llvm/test/CodeGen/RISCV/GlobalISel/irtranslator/fallback.ll
    A llvm/test/MachineVerifier/copy-scalable.mir

  Log Message:
  -----------
  [CodeGen][MachineVerifier] Use TypeSize instead of unsigned for getRe… (#70881)

…gSizeInBits

This patch changes getRegSizeInBits to return a TypeSize instead of an
unsigned in the case that a virtual register has a scalable LLT. In the
case that register is physical, a Fixed TypeSize is returned.

The MachineVerifier pass is updated to allow copies between fixed and
scalable operands as long as the Src size will fit into the Dest size.

This is a precommit which will be stacked on by a change to GISel to
generate COPYs with a scalable destination but a fixed size source.

This patch is stacked on https://github.com/llvm/llvm-project/pull/70893
for the ability to use scalable vector types in MIR tests.