[all-commits] [llvm/llvm-project] 480f3e: [AMDGPU][GFX9][DOC][NFC] Update assembler syntax d...

dpreobra via All-commits all-commits at lists.llvm.org
Mon Jun 27 04:04:23 PDT 2022


  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 480f3e0228399d759e0843037b2b5c0026baa11c
      https://github.com/llvm/llvm-project/commit/480f3e0228399d759e0843037b2b5c0026baa11c
  Author: Dmitry Preobrazhensky <d-pre at mail.ru>
  Date:   2022-06-27 (Mon, 27 Jun 2022)

  Changed paths:
    M llvm/docs/AMDGPU/AMDGPUAsmGFX9.rst
    M llvm/docs/AMDGPU/gfx9_hwreg.rst
    R llvm/docs/AMDGPU/gfx9_imm16.rst
    R llvm/docs/AMDGPU/gfx9_imm16_1.rst
    R llvm/docs/AMDGPU/gfx9_imm16_2.rst
    A llvm/docs/AMDGPU/gfx9_imm16_73139a.rst
    A llvm/docs/AMDGPU/gfx9_imm16_a04fb3.rst
    R llvm/docs/AMDGPU/gfx9_m.rst
    R llvm/docs/AMDGPU/gfx9_m_1.rst
    A llvm/docs/AMDGPU/gfx9_m_254bcb.rst
    A llvm/docs/AMDGPU/gfx9_m_f5d306.rst
    M llvm/docs/AMDGPU/gfx9_msg.rst
    R llvm/docs/AMDGPU/gfx9_opt.rst
    A llvm/docs/AMDGPU/gfx9_opt_0d447d.rst
    A llvm/docs/AMDGPU/gfx9_opt_847aed.rst
    R llvm/docs/AMDGPU/gfx9_saddr.rst
    R llvm/docs/AMDGPU/gfx9_saddr_1.rst
    A llvm/docs/AMDGPU/gfx9_saddr_6060e5.rst
    A llvm/docs/AMDGPU/gfx9_saddr_a37373.rst
    R llvm/docs/AMDGPU/gfx9_sbase.rst
    A llvm/docs/AMDGPU/gfx9_sbase_010ce0.rst
    A llvm/docs/AMDGPU/gfx9_sbase_044055.rst
    A llvm/docs/AMDGPU/gfx9_sbase_0cd545.rst
    R llvm/docs/AMDGPU/gfx9_sbase_1.rst
    R llvm/docs/AMDGPU/gfx9_sbase_2.rst
    R llvm/docs/AMDGPU/gfx9_sdata.rst
    R llvm/docs/AMDGPU/gfx9_sdata_1.rst
    R llvm/docs/AMDGPU/gfx9_sdata_2.rst
    R llvm/docs/AMDGPU/gfx9_sdata_3.rst
    R llvm/docs/AMDGPU/gfx9_sdata_4.rst
    R llvm/docs/AMDGPU/gfx9_sdata_5.rst
    A llvm/docs/AMDGPU/gfx9_sdata_595c25.rst
    A llvm/docs/AMDGPU/gfx9_sdata_7cbd60.rst
    A llvm/docs/AMDGPU/gfx9_sdata_aefe00.rst
    A llvm/docs/AMDGPU/gfx9_sdata_c6aec1.rst
    A llvm/docs/AMDGPU/gfx9_sdata_e9f591.rst
    A llvm/docs/AMDGPU/gfx9_sdata_eb6f2a.rst
    R llvm/docs/AMDGPU/gfx9_sdst.rst
    A llvm/docs/AMDGPU/gfx9_sdst_06b266.rst
    A llvm/docs/AMDGPU/gfx9_sdst_0804b1.rst
    R llvm/docs/AMDGPU/gfx9_sdst_1.rst
    R llvm/docs/AMDGPU/gfx9_sdst_2.rst
    R llvm/docs/AMDGPU/gfx9_sdst_3.rst
    A llvm/docs/AMDGPU/gfx9_sdst_362c37.rst
    A llvm/docs/AMDGPU/gfx9_sdst_3bc700.rst
    R llvm/docs/AMDGPU/gfx9_sdst_4.rst
    R llvm/docs/AMDGPU/gfx9_sdst_5.rst
    A llvm/docs/AMDGPU/gfx9_sdst_59204c.rst
    R llvm/docs/AMDGPU/gfx9_sdst_6.rst
    R llvm/docs/AMDGPU/gfx9_sdst_7.rst
    A llvm/docs/AMDGPU/gfx9_sdst_718cc4.rst
    A llvm/docs/AMDGPU/gfx9_sdst_94342d.rst
    A llvm/docs/AMDGPU/gfx9_sdst_a319e6.rst
    R llvm/docs/AMDGPU/gfx9_simm32.rst
    R llvm/docs/AMDGPU/gfx9_simm32_1.rst
    R llvm/docs/AMDGPU/gfx9_simm32_2.rst
    A llvm/docs/AMDGPU/gfx9_simm32_6f0844.rst
    A llvm/docs/AMDGPU/gfx9_simm32_a3e80c.rst
    A llvm/docs/AMDGPU/gfx9_simm32_be0c1c.rst
    R llvm/docs/AMDGPU/gfx9_soffset.rst
    R llvm/docs/AMDGPU/gfx9_soffset_1.rst
    R llvm/docs/AMDGPU/gfx9_soffset_2.rst
    A llvm/docs/AMDGPU/gfx9_soffset_4318ca.rst
    A llvm/docs/AMDGPU/gfx9_soffset_8a17c8.rst
    A llvm/docs/AMDGPU/gfx9_soffset_ba92ce.rst
    R llvm/docs/AMDGPU/gfx9_src.rst
    A llvm/docs/AMDGPU/gfx9_src_089570.rst
    R llvm/docs/AMDGPU/gfx9_src_1.rst
    R llvm/docs/AMDGPU/gfx9_src_10.rst
    R llvm/docs/AMDGPU/gfx9_src_2.rst
    R llvm/docs/AMDGPU/gfx9_src_3.rst
    R llvm/docs/AMDGPU/gfx9_src_4.rst
    A llvm/docs/AMDGPU/gfx9_src_4de5c6.rst
    A llvm/docs/AMDGPU/gfx9_src_4e78e6.rst
    R llvm/docs/AMDGPU/gfx9_src_5.rst
    A llvm/docs/AMDGPU/gfx9_src_516946.rst
    A llvm/docs/AMDGPU/gfx9_src_56ed80.rst
    R llvm/docs/AMDGPU/gfx9_src_6.rst
    R llvm/docs/AMDGPU/gfx9_src_7.rst
    A llvm/docs/AMDGPU/gfx9_src_73ab34.rst
    R llvm/docs/AMDGPU/gfx9_src_8.rst
    R llvm/docs/AMDGPU/gfx9_src_9.rst
    A llvm/docs/AMDGPU/gfx9_src_955b45.rst
    A llvm/docs/AMDGPU/gfx9_src_d578c4.rst
    A llvm/docs/AMDGPU/gfx9_src_d95796.rst
    A llvm/docs/AMDGPU/gfx9_src_e1561c.rst
    A llvm/docs/AMDGPU/gfx9_src_f73668.rst
    R llvm/docs/AMDGPU/gfx9_srsrc.rst
    R llvm/docs/AMDGPU/gfx9_srsrc_1.rst
    A llvm/docs/AMDGPU/gfx9_srsrc_79ffcd.rst
    A llvm/docs/AMDGPU/gfx9_srsrc_e73d16.rst
    R llvm/docs/AMDGPU/gfx9_ssrc.rst
    R llvm/docs/AMDGPU/gfx9_ssrc_1.rst
    R llvm/docs/AMDGPU/gfx9_ssrc_2.rst
    R llvm/docs/AMDGPU/gfx9_ssrc_3.rst
    R llvm/docs/AMDGPU/gfx9_ssrc_4.rst
    A llvm/docs/AMDGPU/gfx9_ssrc_4db4a9.rst
    R llvm/docs/AMDGPU/gfx9_ssrc_5.rst
    A llvm/docs/AMDGPU/gfx9_ssrc_57838b.rst
    A llvm/docs/AMDGPU/gfx9_ssrc_595c25.rst
    R llvm/docs/AMDGPU/gfx9_ssrc_6.rst
    A llvm/docs/AMDGPU/gfx9_ssrc_65f041.rst
    R llvm/docs/AMDGPU/gfx9_ssrc_7.rst
    R llvm/docs/AMDGPU/gfx9_ssrc_8.rst
    A llvm/docs/AMDGPU/gfx9_ssrc_aee59c.rst
    A llvm/docs/AMDGPU/gfx9_ssrc_c31902.rst
    A llvm/docs/AMDGPU/gfx9_ssrc_c5d631.rst
    A llvm/docs/AMDGPU/gfx9_ssrc_c8a322.rst
    A llvm/docs/AMDGPU/gfx9_ssrc_e9f591.rst
    M llvm/docs/AMDGPU/gfx9_tgt.rst
    R llvm/docs/AMDGPU/gfx9_vaddr.rst
    A llvm/docs/AMDGPU/gfx9_vaddr_0212e3.rst
    R llvm/docs/AMDGPU/gfx9_vaddr_1.rst
    R llvm/docs/AMDGPU/gfx9_vaddr_2.rst
    R llvm/docs/AMDGPU/gfx9_vaddr_3.rst
    R llvm/docs/AMDGPU/gfx9_vaddr_4.rst
    R llvm/docs/AMDGPU/gfx9_vaddr_5.rst
    A llvm/docs/AMDGPU/gfx9_vaddr_5d0b42.rst
    A llvm/docs/AMDGPU/gfx9_vaddr_76b997.rst
    A llvm/docs/AMDGPU/gfx9_vaddr_9f7133.rst
    A llvm/docs/AMDGPU/gfx9_vaddr_b73dc0.rst
    A llvm/docs/AMDGPU/gfx9_vaddr_f20ee4.rst
    R llvm/docs/AMDGPU/gfx9_vdata.rst
    R llvm/docs/AMDGPU/gfx9_vdata0.rst
    R llvm/docs/AMDGPU/gfx9_vdata0_1.rst
    A llvm/docs/AMDGPU/gfx9_vdata0_6802ce.rst
    A llvm/docs/AMDGPU/gfx9_vdata0_fd235e.rst
    R llvm/docs/AMDGPU/gfx9_vdata1.rst
    R llvm/docs/AMDGPU/gfx9_vdata1_1.rst
    A llvm/docs/AMDGPU/gfx9_vdata1_6802ce.rst
    A llvm/docs/AMDGPU/gfx9_vdata1_fd235e.rst
    A llvm/docs/AMDGPU/gfx9_vdata_0aba12.rst
    R llvm/docs/AMDGPU/gfx9_vdata_1.rst
    R llvm/docs/AMDGPU/gfx9_vdata_10.rst
    A llvm/docs/AMDGPU/gfx9_vdata_15d255.rst
    A llvm/docs/AMDGPU/gfx9_vdata_16d321.rst
    R llvm/docs/AMDGPU/gfx9_vdata_2.rst
    R llvm/docs/AMDGPU/gfx9_vdata_3.rst
    A llvm/docs/AMDGPU/gfx9_vdata_35851e.rst
    R llvm/docs/AMDGPU/gfx9_vdata_4.rst
    R llvm/docs/AMDGPU/gfx9_vdata_5.rst
    A llvm/docs/AMDGPU/gfx9_vdata_56f215.rst
    R llvm/docs/AMDGPU/gfx9_vdata_6.rst
    A llvm/docs/AMDGPU/gfx9_vdata_6802ce.rst
    R llvm/docs/AMDGPU/gfx9_vdata_7.rst
    R llvm/docs/AMDGPU/gfx9_vdata_8.rst
    A llvm/docs/AMDGPU/gfx9_vdata_890652.rst
    R llvm/docs/AMDGPU/gfx9_vdata_9.rst
    A llvm/docs/AMDGPU/gfx9_vdata_a9ff5a.rst
    A llvm/docs/AMDGPU/gfx9_vdata_c08393.rst
    A llvm/docs/AMDGPU/gfx9_vdata_e016a1.rst
    A llvm/docs/AMDGPU/gfx9_vdata_fd235e.rst
    R llvm/docs/AMDGPU/gfx9_vdst.rst
    R llvm/docs/AMDGPU/gfx9_vdst_1.rst
    R llvm/docs/AMDGPU/gfx9_vdst_10.rst
    R llvm/docs/AMDGPU/gfx9_vdst_11.rst
    R llvm/docs/AMDGPU/gfx9_vdst_12.rst
    R llvm/docs/AMDGPU/gfx9_vdst_13.rst
    R llvm/docs/AMDGPU/gfx9_vdst_2.rst
    A llvm/docs/AMDGPU/gfx9_vdst_2ea017.rst
    R llvm/docs/AMDGPU/gfx9_vdst_3.rst
    A llvm/docs/AMDGPU/gfx9_vdst_322561.rst
    A llvm/docs/AMDGPU/gfx9_vdst_3d7dcf.rst
    R llvm/docs/AMDGPU/gfx9_vdst_4.rst
    A llvm/docs/AMDGPU/gfx9_vdst_463513.rst
    A llvm/docs/AMDGPU/gfx9_vdst_473a69.rst
    A llvm/docs/AMDGPU/gfx9_vdst_48e42f.rst
    R llvm/docs/AMDGPU/gfx9_vdst_5.rst
    R llvm/docs/AMDGPU/gfx9_vdst_6.rst
    A llvm/docs/AMDGPU/gfx9_vdst_69a144.rst
    R llvm/docs/AMDGPU/gfx9_vdst_7.rst
    A llvm/docs/AMDGPU/gfx9_vdst_709347.rst
    R llvm/docs/AMDGPU/gfx9_vdst_8.rst
    A llvm/docs/AMDGPU/gfx9_vdst_81a6ed.rst
    A llvm/docs/AMDGPU/gfx9_vdst_89680f.rst
    R llvm/docs/AMDGPU/gfx9_vdst_9.rst
    A llvm/docs/AMDGPU/gfx9_vdst_bdb32f.rst
    A llvm/docs/AMDGPU/gfx9_vdst_d0dc43.rst
    A llvm/docs/AMDGPU/gfx9_vdst_d71f1c.rst
    A llvm/docs/AMDGPU/gfx9_vdst_dd8a32.rst
    R llvm/docs/AMDGPU/gfx9_vsrc.rst
    R llvm/docs/AMDGPU/gfx9_vsrc_1.rst
    R llvm/docs/AMDGPU/gfx9_vsrc_2.rst
    R llvm/docs/AMDGPU/gfx9_vsrc_3.rst
    A llvm/docs/AMDGPU/gfx9_vsrc_533a4e.rst
    A llvm/docs/AMDGPU/gfx9_vsrc_6802ce.rst
    A llvm/docs/AMDGPU/gfx9_vsrc_e016a1.rst
    A llvm/docs/AMDGPU/gfx9_vsrc_fd235e.rst
    M llvm/docs/AMDGPUModifierSyntax.rst

  Log Message:
  -----------
  [AMDGPU][GFX9][DOC][NFC] Update assembler syntax description

Summary of changes:
- Updated MUBUF lds syntax (see https://reviews.llvm.org/D124485).
- Updated SMEM syntax (see https://reviews.llvm.org/D127314).
- Enabled src0=literal for v_madak*, v_madmk* (see https://reviews.llvm.org/D111067).
- Removed SYSMSG_OP_HOST_TRAP_ACK message.
- Minor bug fixing and improvements.




More information about the All-commits mailing list