[all-commits] [llvm/llvm-project] 9c7e80: [AMDGPU][GFX7][DOC][NFC] Update assembler syntax d...
dpreobra via All-commits
all-commits at lists.llvm.org
Mon Jun 6 05:57:53 PDT 2022
Branch: refs/heads/main
Home: https://github.com/llvm/llvm-project
Commit: 9c7e803f2d512f97cc3195c8a73539cedfef46cb
https://github.com/llvm/llvm-project/commit/9c7e803f2d512f97cc3195c8a73539cedfef46cb
Author: Dmitry Preobrazhensky <d-pre at mail.ru>
Date: 2022-06-06 (Mon, 06 Jun 2022)
Changed paths:
M llvm/docs/AMDGPU/AMDGPUAsmGFX7.rst
M llvm/docs/AMDGPU/gfx7_hwreg.rst
R llvm/docs/AMDGPU/gfx7_imm16.rst
R llvm/docs/AMDGPU/gfx7_imm16_1.rst
R llvm/docs/AMDGPU/gfx7_imm16_2.rst
A llvm/docs/AMDGPU/gfx7_imm16_73139a.rst
A llvm/docs/AMDGPU/gfx7_imm16_a04fb3.rst
M llvm/docs/AMDGPU/gfx7_msg.rst
R llvm/docs/AMDGPU/gfx7_opt.rst
A llvm/docs/AMDGPU/gfx7_opt_0d447d.rst
A llvm/docs/AMDGPU/gfx7_opt_847aed.rst
R llvm/docs/AMDGPU/gfx7_sbase.rst
A llvm/docs/AMDGPU/gfx7_sbase_010ce0.rst
R llvm/docs/AMDGPU/gfx7_sbase_1.rst
A llvm/docs/AMDGPU/gfx7_sbase_382fdf.rst
R llvm/docs/AMDGPU/gfx7_sdst.rst
A llvm/docs/AMDGPU/gfx7_sdst_0804b1.rst
R llvm/docs/AMDGPU/gfx7_sdst_1.rst
R llvm/docs/AMDGPU/gfx7_sdst_2.rst
A llvm/docs/AMDGPU/gfx7_sdst_2a1d2e.rst
R llvm/docs/AMDGPU/gfx7_sdst_3.rst
A llvm/docs/AMDGPU/gfx7_sdst_313759.rst
A llvm/docs/AMDGPU/gfx7_sdst_362c37.rst
R llvm/docs/AMDGPU/gfx7_sdst_4.rst
R llvm/docs/AMDGPU/gfx7_sdst_5.rst
R llvm/docs/AMDGPU/gfx7_sdst_6.rst
A llvm/docs/AMDGPU/gfx7_sdst_61ce79.rst
A llvm/docs/AMDGPU/gfx7_sdst_6cc8e9.rst
R llvm/docs/AMDGPU/gfx7_sdst_7.rst
A llvm/docs/AMDGPU/gfx7_sdst_9172f3.rst
A llvm/docs/AMDGPU/gfx7_sdst_e3bd3f.rst
R llvm/docs/AMDGPU/gfx7_simm32.rst
R llvm/docs/AMDGPU/gfx7_simm32_1.rst
A llvm/docs/AMDGPU/gfx7_simm32_6f0844.rst
A llvm/docs/AMDGPU/gfx7_simm32_a3e80c.rst
R llvm/docs/AMDGPU/gfx7_soffset.rst
R llvm/docs/AMDGPU/gfx7_soffset_1.rst
A llvm/docs/AMDGPU/gfx7_soffset_1bad09.rst
A llvm/docs/AMDGPU/gfx7_soffset_48c95e.rst
R llvm/docs/AMDGPU/gfx7_src.rst
R llvm/docs/AMDGPU/gfx7_src_1.rst
R llvm/docs/AMDGPU/gfx7_src_10.rst
A llvm/docs/AMDGPU/gfx7_src_1f730e.rst
R llvm/docs/AMDGPU/gfx7_src_2.rst
R llvm/docs/AMDGPU/gfx7_src_3.rst
A llvm/docs/AMDGPU/gfx7_src_3865f6.rst
A llvm/docs/AMDGPU/gfx7_src_3e3a6b.rst
R llvm/docs/AMDGPU/gfx7_src_4.rst
R llvm/docs/AMDGPU/gfx7_src_5.rst
A llvm/docs/AMDGPU/gfx7_src_516946.rst
A llvm/docs/AMDGPU/gfx7_src_5599b0.rst
A llvm/docs/AMDGPU/gfx7_src_5c4f8d.rst
R llvm/docs/AMDGPU/gfx7_src_6.rst
R llvm/docs/AMDGPU/gfx7_src_7.rst
R llvm/docs/AMDGPU/gfx7_src_8.rst
A llvm/docs/AMDGPU/gfx7_src_8e54a0.rst
R llvm/docs/AMDGPU/gfx7_src_9.rst
A llvm/docs/AMDGPU/gfx7_src_935f3b.rst
A llvm/docs/AMDGPU/gfx7_src_d48e27.rst
A llvm/docs/AMDGPU/gfx7_src_d56c56.rst
A llvm/docs/AMDGPU/gfx7_src_fa88a6.rst
R llvm/docs/AMDGPU/gfx7_srsrc.rst
R llvm/docs/AMDGPU/gfx7_srsrc_1.rst
A llvm/docs/AMDGPU/gfx7_srsrc_cf7132.rst
A llvm/docs/AMDGPU/gfx7_srsrc_e73d16.rst
R llvm/docs/AMDGPU/gfx7_ssrc.rst
R llvm/docs/AMDGPU/gfx7_ssrc_1.rst
R llvm/docs/AMDGPU/gfx7_ssrc_10.rst
A llvm/docs/AMDGPU/gfx7_ssrc_19a078.rst
R llvm/docs/AMDGPU/gfx7_ssrc_2.rst
A llvm/docs/AMDGPU/gfx7_ssrc_2e8313.rst
R llvm/docs/AMDGPU/gfx7_ssrc_3.rst
R llvm/docs/AMDGPU/gfx7_ssrc_4.rst
R llvm/docs/AMDGPU/gfx7_ssrc_5.rst
R llvm/docs/AMDGPU/gfx7_ssrc_6.rst
A llvm/docs/AMDGPU/gfx7_ssrc_6df989.rst
R llvm/docs/AMDGPU/gfx7_ssrc_7.rst
R llvm/docs/AMDGPU/gfx7_ssrc_8.rst
R llvm/docs/AMDGPU/gfx7_ssrc_9.rst
A llvm/docs/AMDGPU/gfx7_ssrc_a778e3.rst
A llvm/docs/AMDGPU/gfx7_ssrc_b0d552.rst
A llvm/docs/AMDGPU/gfx7_ssrc_bdc010.rst
A llvm/docs/AMDGPU/gfx7_ssrc_c5f5de.rst
A llvm/docs/AMDGPU/gfx7_ssrc_d8712d.rst
A llvm/docs/AMDGPU/gfx7_ssrc_dcdeb4.rst
A llvm/docs/AMDGPU/gfx7_ssrc_e471f7.rst
A llvm/docs/AMDGPU/gfx7_ssrc_fdbed3.rst
M llvm/docs/AMDGPU/gfx7_tgt.rst
R llvm/docs/AMDGPU/gfx7_vaddr.rst
R llvm/docs/AMDGPU/gfx7_vaddr_1.rst
R llvm/docs/AMDGPU/gfx7_vaddr_2.rst
R llvm/docs/AMDGPU/gfx7_vaddr_3.rst
A llvm/docs/AMDGPU/gfx7_vaddr_9f7133.rst
A llvm/docs/AMDGPU/gfx7_vaddr_da1f09.rst
A llvm/docs/AMDGPU/gfx7_vaddr_e9b690.rst
A llvm/docs/AMDGPU/gfx7_vaddr_f20ee4.rst
R llvm/docs/AMDGPU/gfx7_vdata.rst
R llvm/docs/AMDGPU/gfx7_vdata0.rst
R llvm/docs/AMDGPU/gfx7_vdata0_1.rst
A llvm/docs/AMDGPU/gfx7_vdata0_6802ce.rst
A llvm/docs/AMDGPU/gfx7_vdata0_fd235e.rst
R llvm/docs/AMDGPU/gfx7_vdata1.rst
R llvm/docs/AMDGPU/gfx7_vdata1_1.rst
A llvm/docs/AMDGPU/gfx7_vdata1_6802ce.rst
A llvm/docs/AMDGPU/gfx7_vdata1_fd235e.rst
R llvm/docs/AMDGPU/gfx7_vdata_1.rst
R llvm/docs/AMDGPU/gfx7_vdata_2.rst
R llvm/docs/AMDGPU/gfx7_vdata_3.rst
A llvm/docs/AMDGPU/gfx7_vdata_325b78.rst
R llvm/docs/AMDGPU/gfx7_vdata_4.rst
A llvm/docs/AMDGPU/gfx7_vdata_4d8ecf.rst
R llvm/docs/AMDGPU/gfx7_vdata_5.rst
A llvm/docs/AMDGPU/gfx7_vdata_56f215.rst
R llvm/docs/AMDGPU/gfx7_vdata_6.rst
A llvm/docs/AMDGPU/gfx7_vdata_6802ce.rst
R llvm/docs/AMDGPU/gfx7_vdata_7.rst
R llvm/docs/AMDGPU/gfx7_vdata_8.rst
A llvm/docs/AMDGPU/gfx7_vdata_87fb90.rst
R llvm/docs/AMDGPU/gfx7_vdata_9.rst
A llvm/docs/AMDGPU/gfx7_vdata_b2a787.rst
A llvm/docs/AMDGPU/gfx7_vdata_c08393.rst
A llvm/docs/AMDGPU/gfx7_vdata_c61803.rst
A llvm/docs/AMDGPU/gfx7_vdata_e016a1.rst
A llvm/docs/AMDGPU/gfx7_vdata_fd235e.rst
R llvm/docs/AMDGPU/gfx7_vdst.rst
A llvm/docs/AMDGPU/gfx7_vdst_0c25a6.rst
R llvm/docs/AMDGPU/gfx7_vdst_1.rst
R llvm/docs/AMDGPU/gfx7_vdst_10.rst
R llvm/docs/AMDGPU/gfx7_vdst_11.rst
R llvm/docs/AMDGPU/gfx7_vdst_12.rst
R llvm/docs/AMDGPU/gfx7_vdst_2.rst
R llvm/docs/AMDGPU/gfx7_vdst_3.rst
A llvm/docs/AMDGPU/gfx7_vdst_3d7dcf.rst
R llvm/docs/AMDGPU/gfx7_vdst_4.rst
A llvm/docs/AMDGPU/gfx7_vdst_463513.rst
A llvm/docs/AMDGPU/gfx7_vdst_48e42f.rst
R llvm/docs/AMDGPU/gfx7_vdst_5.rst
A llvm/docs/AMDGPU/gfx7_vdst_5d50a1.rst
R llvm/docs/AMDGPU/gfx7_vdst_6.rst
A llvm/docs/AMDGPU/gfx7_vdst_69a144.rst
R llvm/docs/AMDGPU/gfx7_vdst_7.rst
R llvm/docs/AMDGPU/gfx7_vdst_8.rst
A llvm/docs/AMDGPU/gfx7_vdst_875645.rst
A llvm/docs/AMDGPU/gfx7_vdst_89680f.rst
R llvm/docs/AMDGPU/gfx7_vdst_9.rst
A llvm/docs/AMDGPU/gfx7_vdst_a49b76.rst
A llvm/docs/AMDGPU/gfx7_vdst_bdb32f.rst
A llvm/docs/AMDGPU/gfx7_vdst_d0dc43.rst
A llvm/docs/AMDGPU/gfx7_vdst_d7c57e.rst
A llvm/docs/AMDGPU/gfx7_vdst_f47754.rst
R llvm/docs/AMDGPU/gfx7_vsrc.rst
R llvm/docs/AMDGPU/gfx7_vsrc_1.rst
R llvm/docs/AMDGPU/gfx7_vsrc_2.rst
R llvm/docs/AMDGPU/gfx7_vsrc_3.rst
A llvm/docs/AMDGPU/gfx7_vsrc_533a4e.rst
A llvm/docs/AMDGPU/gfx7_vsrc_6802ce.rst
A llvm/docs/AMDGPU/gfx7_vsrc_e016a1.rst
A llvm/docs/AMDGPU/gfx7_vsrc_fd235e.rst
M llvm/docs/AMDGPU/gfx7_waitcnt.rst
Log Message:
-----------
[AMDGPU][GFX7][DOC][NFC] Update assembler syntax description
Summary of changes:
- Updated MUBUF lds syntax (see https://reviews.llvm.org/D124485).
- Enabled literals with src0 of v_madak_f32, v_madmk_f32 (see https://reviews.llvm.org/D111067).
- Corrected LGKM_CNT description.
- Minor bug fixing.
More information about the All-commits
mailing list