[all-commits] [llvm/llvm-project] 8ea3e9: [AMDGPU][MC][NFC][DOC] Updated AMD GPU assembler s...
dpreobra via All-commits
all-commits at lists.llvm.org
Fri Aug 27 07:24:52 PDT 2021
Branch: refs/heads/main
Home: https://github.com/llvm/llvm-project
Commit: 8ea3e9d9a2640097e10fe0bc80a0d670831bced6
https://github.com/llvm/llvm-project/commit/8ea3e9d9a2640097e10fe0bc80a0d670831bced6
Author: Dmitry Preobrazhensky <dmitry.preobrazhensky at amd.com>
Date: 2021-08-27 (Fri, 27 Aug 2021)
Changed paths:
M llvm/docs/AMDGPU/AMDGPUAsmGFX10.rst
M llvm/docs/AMDGPU/AMDGPUAsmGFX1011.rst
M llvm/docs/AMDGPU/AMDGPUAsmGFX7.rst
M llvm/docs/AMDGPU/AMDGPUAsmGFX8.rst
M llvm/docs/AMDGPU/AMDGPUAsmGFX9.rst
M llvm/docs/AMDGPU/AMDGPUAsmGFX900.rst
M llvm/docs/AMDGPU/AMDGPUAsmGFX904.rst
M llvm/docs/AMDGPU/AMDGPUAsmGFX906.rst
M llvm/docs/AMDGPU/AMDGPUAsmGFX908.rst
M llvm/docs/AMDGPU/AMDGPUAsmGFX90a.rst
A llvm/docs/AMDGPU/gfx1011_src.rst
R llvm/docs/AMDGPU/gfx1011_src32_0.rst
R llvm/docs/AMDGPU/gfx1011_src32_1.rst
R llvm/docs/AMDGPU/gfx1011_src32_2.rst
R llvm/docs/AMDGPU/gfx1011_src32_3.rst
A llvm/docs/AMDGPU/gfx1011_src_1.rst
A llvm/docs/AMDGPU/gfx1011_src_2.rst
A llvm/docs/AMDGPU/gfx1011_src_3.rst
R llvm/docs/AMDGPU/gfx1011_type_dev.rst
A llvm/docs/AMDGPU/gfx1011_type_deviation.rst
A llvm/docs/AMDGPU/gfx1011_vdst.rst
R llvm/docs/AMDGPU/gfx1011_vdst32_0.rst
A llvm/docs/AMDGPU/gfx1011_vsrc.rst
R llvm/docs/AMDGPU/gfx1011_vsrc32_0.rst
R llvm/docs/AMDGPU/gfx10_addr_buf.rst
R llvm/docs/AMDGPU/gfx10_addr_ds.rst
R llvm/docs/AMDGPU/gfx10_addr_flat.rst
R llvm/docs/AMDGPU/gfx10_addr_mimg.rst
M llvm/docs/AMDGPU/gfx10_attr.rst
R llvm/docs/AMDGPU/gfx10_base_smem_addr.rst
R llvm/docs/AMDGPU/gfx10_base_smem_buf.rst
R llvm/docs/AMDGPU/gfx10_base_smem_scratch.rst
R llvm/docs/AMDGPU/gfx10_bimm16.rst
R llvm/docs/AMDGPU/gfx10_bimm32.rst
R llvm/docs/AMDGPU/gfx10_data_buf_atomic128.rst
R llvm/docs/AMDGPU/gfx10_data_buf_atomic32.rst
R llvm/docs/AMDGPU/gfx10_data_buf_atomic64.rst
R llvm/docs/AMDGPU/gfx10_data_mimg_atomic_cmp.rst
R llvm/docs/AMDGPU/gfx10_data_mimg_atomic_reg.rst
R llvm/docs/AMDGPU/gfx10_data_mimg_store.rst
R llvm/docs/AMDGPU/gfx10_data_mimg_store_d16.rst
R llvm/docs/AMDGPU/gfx10_data_smem_atomic128.rst
R llvm/docs/AMDGPU/gfx10_data_smem_atomic32.rst
R llvm/docs/AMDGPU/gfx10_data_smem_atomic64.rst
A llvm/docs/AMDGPU/gfx10_dst.rst
R llvm/docs/AMDGPU/gfx10_dst_buf_128.rst
R llvm/docs/AMDGPU/gfx10_dst_buf_32.rst
R llvm/docs/AMDGPU/gfx10_dst_buf_64.rst
R llvm/docs/AMDGPU/gfx10_dst_buf_96.rst
R llvm/docs/AMDGPU/gfx10_dst_buf_lds.rst
R llvm/docs/AMDGPU/gfx10_dst_flat_atomic32.rst
R llvm/docs/AMDGPU/gfx10_dst_flat_atomic64.rst
R llvm/docs/AMDGPU/gfx10_dst_mimg_gather4.rst
R llvm/docs/AMDGPU/gfx10_dst_mimg_regular.rst
R llvm/docs/AMDGPU/gfx10_dst_mimg_regular_d16.rst
R llvm/docs/AMDGPU/gfx10_fimm16.rst
R llvm/docs/AMDGPU/gfx10_fimm32.rst
A llvm/docs/AMDGPU/gfx10_fx_operand.rst
M llvm/docs/AMDGPU/gfx10_hwreg.rst
A llvm/docs/AMDGPU/gfx10_imm16.rst
A llvm/docs/AMDGPU/gfx10_imm16_1.rst
A llvm/docs/AMDGPU/gfx10_imm16_2.rst
M llvm/docs/AMDGPU/gfx10_label.rst
A llvm/docs/AMDGPU/gfx10_m.rst
A llvm/docs/AMDGPU/gfx10_m_1.rst
R llvm/docs/AMDGPU/gfx10_mad_type_dev.rst
R llvm/docs/AMDGPU/gfx10_mod_dpp_sdwa_abs_neg.rst
R llvm/docs/AMDGPU/gfx10_mod_sdwa_sext.rst
R llvm/docs/AMDGPU/gfx10_mod_vop3_abs_neg.rst
M llvm/docs/AMDGPU/gfx10_msg.rst
R llvm/docs/AMDGPU/gfx10_offset_buf.rst
R llvm/docs/AMDGPU/gfx10_offset_smem_buf.rst
R llvm/docs/AMDGPU/gfx10_offset_smem_plain.rst
M llvm/docs/AMDGPU/gfx10_opt.rst
M llvm/docs/AMDGPU/gfx10_param.rst
R llvm/docs/AMDGPU/gfx10_perm_smem.rst
A llvm/docs/AMDGPU/gfx10_probe.rst
R llvm/docs/AMDGPU/gfx10_ret.rst
R llvm/docs/AMDGPU/gfx10_rsrc_buf.rst
R llvm/docs/AMDGPU/gfx10_rsrc_mimg.rst
A llvm/docs/AMDGPU/gfx10_saddr.rst
A llvm/docs/AMDGPU/gfx10_saddr_1.rst
R llvm/docs/AMDGPU/gfx10_saddr_flat_global.rst
R llvm/docs/AMDGPU/gfx10_saddr_flat_scratch.rst
R llvm/docs/AMDGPU/gfx10_samp_mimg.rst
A llvm/docs/AMDGPU/gfx10_sbase.rst
A llvm/docs/AMDGPU/gfx10_sbase_1.rst
A llvm/docs/AMDGPU/gfx10_sbase_2.rst
A llvm/docs/AMDGPU/gfx10_sdata.rst
R llvm/docs/AMDGPU/gfx10_sdata128_0.rst
R llvm/docs/AMDGPU/gfx10_sdata32_0.rst
R llvm/docs/AMDGPU/gfx10_sdata64_0.rst
A llvm/docs/AMDGPU/gfx10_sdata_1.rst
A llvm/docs/AMDGPU/gfx10_sdata_2.rst
A llvm/docs/AMDGPU/gfx10_sdata_3.rst
A llvm/docs/AMDGPU/gfx10_sdata_4.rst
A llvm/docs/AMDGPU/gfx10_sdata_5.rst
A llvm/docs/AMDGPU/gfx10_sdst.rst
R llvm/docs/AMDGPU/gfx10_sdst128_0.rst
R llvm/docs/AMDGPU/gfx10_sdst256_0.rst
R llvm/docs/AMDGPU/gfx10_sdst32_0.rst
R llvm/docs/AMDGPU/gfx10_sdst32_1.rst
R llvm/docs/AMDGPU/gfx10_sdst32_2.rst
R llvm/docs/AMDGPU/gfx10_sdst512_0.rst
R llvm/docs/AMDGPU/gfx10_sdst64_0.rst
R llvm/docs/AMDGPU/gfx10_sdst64_1.rst
A llvm/docs/AMDGPU/gfx10_sdst_1.rst
A llvm/docs/AMDGPU/gfx10_sdst_2.rst
A llvm/docs/AMDGPU/gfx10_sdst_3.rst
A llvm/docs/AMDGPU/gfx10_sdst_4.rst
A llvm/docs/AMDGPU/gfx10_sdst_5.rst
A llvm/docs/AMDGPU/gfx10_sdst_6.rst
A llvm/docs/AMDGPU/gfx10_sdst_7.rst
A llvm/docs/AMDGPU/gfx10_sdst_8.rst
R llvm/docs/AMDGPU/gfx10_simm16.rst
A llvm/docs/AMDGPU/gfx10_simm32.rst
A llvm/docs/AMDGPU/gfx10_simm32_1.rst
A llvm/docs/AMDGPU/gfx10_simm32_2.rst
A llvm/docs/AMDGPU/gfx10_soffset.rst
A llvm/docs/AMDGPU/gfx10_soffset_1.rst
A llvm/docs/AMDGPU/gfx10_soffset_2.rst
A llvm/docs/AMDGPU/gfx10_src.rst
R llvm/docs/AMDGPU/gfx10_src32_0.rst
R llvm/docs/AMDGPU/gfx10_src32_1.rst
R llvm/docs/AMDGPU/gfx10_src32_2.rst
R llvm/docs/AMDGPU/gfx10_src32_3.rst
R llvm/docs/AMDGPU/gfx10_src32_4.rst
R llvm/docs/AMDGPU/gfx10_src32_5.rst
R llvm/docs/AMDGPU/gfx10_src32_6.rst
R llvm/docs/AMDGPU/gfx10_src64_0.rst
A llvm/docs/AMDGPU/gfx10_src_1.rst
A llvm/docs/AMDGPU/gfx10_src_2.rst
A llvm/docs/AMDGPU/gfx10_src_3.rst
A llvm/docs/AMDGPU/gfx10_src_4.rst
A llvm/docs/AMDGPU/gfx10_src_5.rst
A llvm/docs/AMDGPU/gfx10_src_6.rst
A llvm/docs/AMDGPU/gfx10_src_7.rst
A llvm/docs/AMDGPU/gfx10_src_8.rst
R llvm/docs/AMDGPU/gfx10_src_exp.rst
A llvm/docs/AMDGPU/gfx10_srsrc.rst
A llvm/docs/AMDGPU/gfx10_srsrc_1.rst
A llvm/docs/AMDGPU/gfx10_ssamp.rst
A llvm/docs/AMDGPU/gfx10_ssrc.rst
R llvm/docs/AMDGPU/gfx10_ssrc32_0.rst
R llvm/docs/AMDGPU/gfx10_ssrc32_1.rst
R llvm/docs/AMDGPU/gfx10_ssrc32_2.rst
R llvm/docs/AMDGPU/gfx10_ssrc32_3.rst
R llvm/docs/AMDGPU/gfx10_ssrc32_4.rst
R llvm/docs/AMDGPU/gfx10_ssrc32_5.rst
R llvm/docs/AMDGPU/gfx10_ssrc64_0.rst
R llvm/docs/AMDGPU/gfx10_ssrc64_1.rst
A llvm/docs/AMDGPU/gfx10_ssrc_1.rst
A llvm/docs/AMDGPU/gfx10_ssrc_2.rst
A llvm/docs/AMDGPU/gfx10_ssrc_3.rst
A llvm/docs/AMDGPU/gfx10_ssrc_4.rst
A llvm/docs/AMDGPU/gfx10_ssrc_5.rst
A llvm/docs/AMDGPU/gfx10_ssrc_6.rst
A llvm/docs/AMDGPU/gfx10_ssrc_7.rst
A llvm/docs/AMDGPU/gfx10_ssrc_8.rst
M llvm/docs/AMDGPU/gfx10_tgt.rst
R llvm/docs/AMDGPU/gfx10_type_dev.rst
A llvm/docs/AMDGPU/gfx10_type_deviation.rst
R llvm/docs/AMDGPU/gfx10_uimm16.rst
A llvm/docs/AMDGPU/gfx10_vaddr.rst
A llvm/docs/AMDGPU/gfx10_vaddr_1.rst
A llvm/docs/AMDGPU/gfx10_vaddr_2.rst
A llvm/docs/AMDGPU/gfx10_vaddr_3.rst
A llvm/docs/AMDGPU/gfx10_vaddr_4.rst
A llvm/docs/AMDGPU/gfx10_vaddr_5.rst
R llvm/docs/AMDGPU/gfx10_vaddr_flat_global.rst
R llvm/docs/AMDGPU/gfx10_vaddr_flat_scratch.rst
A llvm/docs/AMDGPU/gfx10_vcc.rst
R llvm/docs/AMDGPU/gfx10_vcc_32.rst
A llvm/docs/AMDGPU/gfx10_vdata.rst
A llvm/docs/AMDGPU/gfx10_vdata0.rst
A llvm/docs/AMDGPU/gfx10_vdata0_1.rst
A llvm/docs/AMDGPU/gfx10_vdata1.rst
R llvm/docs/AMDGPU/gfx10_vdata128_0.rst
A llvm/docs/AMDGPU/gfx10_vdata1_1.rst
R llvm/docs/AMDGPU/gfx10_vdata32_0.rst
R llvm/docs/AMDGPU/gfx10_vdata64_0.rst
R llvm/docs/AMDGPU/gfx10_vdata96_0.rst
A llvm/docs/AMDGPU/gfx10_vdata_1.rst
A llvm/docs/AMDGPU/gfx10_vdata_10.rst
A llvm/docs/AMDGPU/gfx10_vdata_2.rst
A llvm/docs/AMDGPU/gfx10_vdata_3.rst
A llvm/docs/AMDGPU/gfx10_vdata_4.rst
A llvm/docs/AMDGPU/gfx10_vdata_5.rst
A llvm/docs/AMDGPU/gfx10_vdata_6.rst
A llvm/docs/AMDGPU/gfx10_vdata_7.rst
A llvm/docs/AMDGPU/gfx10_vdata_8.rst
A llvm/docs/AMDGPU/gfx10_vdata_9.rst
A llvm/docs/AMDGPU/gfx10_vdst.rst
R llvm/docs/AMDGPU/gfx10_vdst128_0.rst
R llvm/docs/AMDGPU/gfx10_vdst32_0.rst
R llvm/docs/AMDGPU/gfx10_vdst64_0.rst
R llvm/docs/AMDGPU/gfx10_vdst96_0.rst
A llvm/docs/AMDGPU/gfx10_vdst_1.rst
A llvm/docs/AMDGPU/gfx10_vdst_10.rst
A llvm/docs/AMDGPU/gfx10_vdst_11.rst
A llvm/docs/AMDGPU/gfx10_vdst_12.rst
A llvm/docs/AMDGPU/gfx10_vdst_13.rst
A llvm/docs/AMDGPU/gfx10_vdst_2.rst
A llvm/docs/AMDGPU/gfx10_vdst_3.rst
A llvm/docs/AMDGPU/gfx10_vdst_4.rst
A llvm/docs/AMDGPU/gfx10_vdst_5.rst
A llvm/docs/AMDGPU/gfx10_vdst_6.rst
A llvm/docs/AMDGPU/gfx10_vdst_7.rst
A llvm/docs/AMDGPU/gfx10_vdst_8.rst
A llvm/docs/AMDGPU/gfx10_vdst_9.rst
A llvm/docs/AMDGPU/gfx10_vsrc.rst
R llvm/docs/AMDGPU/gfx10_vsrc128_0.rst
R llvm/docs/AMDGPU/gfx10_vsrc32_0.rst
R llvm/docs/AMDGPU/gfx10_vsrc32_1.rst
R llvm/docs/AMDGPU/gfx10_vsrc64_0.rst
A llvm/docs/AMDGPU/gfx10_vsrc_1.rst
A llvm/docs/AMDGPU/gfx10_vsrc_2.rst
A llvm/docs/AMDGPU/gfx10_vsrc_3.rst
M llvm/docs/AMDGPU/gfx10_waitcnt.rst
R llvm/docs/AMDGPU/gfx10_wsdst.rst
R llvm/docs/AMDGPU/gfx10_wssrc.rst
R llvm/docs/AMDGPU/gfx7_addr_buf.rst
R llvm/docs/AMDGPU/gfx7_addr_ds.rst
R llvm/docs/AMDGPU/gfx7_addr_flat.rst
R llvm/docs/AMDGPU/gfx7_addr_mimg.rst
M llvm/docs/AMDGPU/gfx7_attr.rst
R llvm/docs/AMDGPU/gfx7_base_smem_addr.rst
R llvm/docs/AMDGPU/gfx7_base_smem_buf.rst
R llvm/docs/AMDGPU/gfx7_bimm16.rst
R llvm/docs/AMDGPU/gfx7_bimm32.rst
R llvm/docs/AMDGPU/gfx7_data_buf_atomic128.rst
R llvm/docs/AMDGPU/gfx7_data_buf_atomic32.rst
R llvm/docs/AMDGPU/gfx7_data_buf_atomic64.rst
R llvm/docs/AMDGPU/gfx7_data_mimg_atomic_cmp.rst
R llvm/docs/AMDGPU/gfx7_data_mimg_atomic_reg.rst
R llvm/docs/AMDGPU/gfx7_data_mimg_store.rst
A llvm/docs/AMDGPU/gfx7_dst.rst
R llvm/docs/AMDGPU/gfx7_dst_buf_128.rst
R llvm/docs/AMDGPU/gfx7_dst_buf_32.rst
R llvm/docs/AMDGPU/gfx7_dst_buf_64.rst
R llvm/docs/AMDGPU/gfx7_dst_buf_96.rst
R llvm/docs/AMDGPU/gfx7_dst_buf_lds.rst
R llvm/docs/AMDGPU/gfx7_dst_flat_atomic32.rst
R llvm/docs/AMDGPU/gfx7_dst_flat_atomic64.rst
R llvm/docs/AMDGPU/gfx7_dst_mimg_gather4.rst
R llvm/docs/AMDGPU/gfx7_dst_mimg_regular.rst
R llvm/docs/AMDGPU/gfx7_fimm32.rst
M llvm/docs/AMDGPU/gfx7_hwreg.rst
A llvm/docs/AMDGPU/gfx7_imm16.rst
A llvm/docs/AMDGPU/gfx7_imm16_1.rst
A llvm/docs/AMDGPU/gfx7_imm16_2.rst
M llvm/docs/AMDGPU/gfx7_label.rst
A llvm/docs/AMDGPU/gfx7_m.rst
R llvm/docs/AMDGPU/gfx7_mod.rst
M llvm/docs/AMDGPU/gfx7_msg.rst
R llvm/docs/AMDGPU/gfx7_offset_buf.rst
R llvm/docs/AMDGPU/gfx7_offset_smem.rst
M llvm/docs/AMDGPU/gfx7_opt.rst
M llvm/docs/AMDGPU/gfx7_param.rst
R llvm/docs/AMDGPU/gfx7_ret.rst
R llvm/docs/AMDGPU/gfx7_rsrc_buf.rst
R llvm/docs/AMDGPU/gfx7_rsrc_mimg.rst
R llvm/docs/AMDGPU/gfx7_samp_mimg.rst
A llvm/docs/AMDGPU/gfx7_sbase.rst
A llvm/docs/AMDGPU/gfx7_sbase_1.rst
A llvm/docs/AMDGPU/gfx7_sdst.rst
R llvm/docs/AMDGPU/gfx7_sdst128_0.rst
R llvm/docs/AMDGPU/gfx7_sdst256_0.rst
R llvm/docs/AMDGPU/gfx7_sdst32_0.rst
R llvm/docs/AMDGPU/gfx7_sdst32_1.rst
R llvm/docs/AMDGPU/gfx7_sdst32_2.rst
R llvm/docs/AMDGPU/gfx7_sdst512_0.rst
R llvm/docs/AMDGPU/gfx7_sdst64_0.rst
R llvm/docs/AMDGPU/gfx7_sdst64_1.rst
A llvm/docs/AMDGPU/gfx7_sdst_1.rst
A llvm/docs/AMDGPU/gfx7_sdst_2.rst
A llvm/docs/AMDGPU/gfx7_sdst_3.rst
A llvm/docs/AMDGPU/gfx7_sdst_4.rst
A llvm/docs/AMDGPU/gfx7_sdst_5.rst
A llvm/docs/AMDGPU/gfx7_sdst_6.rst
A llvm/docs/AMDGPU/gfx7_sdst_7.rst
R llvm/docs/AMDGPU/gfx7_simm16.rst
A llvm/docs/AMDGPU/gfx7_simm32.rst
A llvm/docs/AMDGPU/gfx7_simm32_1.rst
A llvm/docs/AMDGPU/gfx7_soffset.rst
A llvm/docs/AMDGPU/gfx7_soffset_1.rst
A llvm/docs/AMDGPU/gfx7_src.rst
R llvm/docs/AMDGPU/gfx7_src32_0.rst
R llvm/docs/AMDGPU/gfx7_src32_1.rst
R llvm/docs/AMDGPU/gfx7_src32_2.rst
R llvm/docs/AMDGPU/gfx7_src32_3.rst
R llvm/docs/AMDGPU/gfx7_src32_4.rst
R llvm/docs/AMDGPU/gfx7_src32_5.rst
R llvm/docs/AMDGPU/gfx7_src32_6.rst
R llvm/docs/AMDGPU/gfx7_src64_0.rst
R llvm/docs/AMDGPU/gfx7_src64_1.rst
R llvm/docs/AMDGPU/gfx7_src64_2.rst
A llvm/docs/AMDGPU/gfx7_src_1.rst
A llvm/docs/AMDGPU/gfx7_src_10.rst
A llvm/docs/AMDGPU/gfx7_src_2.rst
A llvm/docs/AMDGPU/gfx7_src_3.rst
A llvm/docs/AMDGPU/gfx7_src_4.rst
A llvm/docs/AMDGPU/gfx7_src_5.rst
A llvm/docs/AMDGPU/gfx7_src_6.rst
A llvm/docs/AMDGPU/gfx7_src_7.rst
A llvm/docs/AMDGPU/gfx7_src_8.rst
A llvm/docs/AMDGPU/gfx7_src_9.rst
R llvm/docs/AMDGPU/gfx7_src_exp.rst
A llvm/docs/AMDGPU/gfx7_srsrc.rst
A llvm/docs/AMDGPU/gfx7_srsrc_1.rst
A llvm/docs/AMDGPU/gfx7_ssamp.rst
A llvm/docs/AMDGPU/gfx7_ssrc.rst
R llvm/docs/AMDGPU/gfx7_ssrc32_0.rst
R llvm/docs/AMDGPU/gfx7_ssrc32_1.rst
R llvm/docs/AMDGPU/gfx7_ssrc32_2.rst
R llvm/docs/AMDGPU/gfx7_ssrc32_3.rst
R llvm/docs/AMDGPU/gfx7_ssrc32_4.rst
R llvm/docs/AMDGPU/gfx7_ssrc32_5.rst
R llvm/docs/AMDGPU/gfx7_ssrc32_6.rst
R llvm/docs/AMDGPU/gfx7_ssrc64_0.rst
R llvm/docs/AMDGPU/gfx7_ssrc64_1.rst
R llvm/docs/AMDGPU/gfx7_ssrc64_2.rst
R llvm/docs/AMDGPU/gfx7_ssrc64_3.rst
A llvm/docs/AMDGPU/gfx7_ssrc_1.rst
A llvm/docs/AMDGPU/gfx7_ssrc_10.rst
A llvm/docs/AMDGPU/gfx7_ssrc_2.rst
A llvm/docs/AMDGPU/gfx7_ssrc_3.rst
A llvm/docs/AMDGPU/gfx7_ssrc_4.rst
A llvm/docs/AMDGPU/gfx7_ssrc_5.rst
A llvm/docs/AMDGPU/gfx7_ssrc_6.rst
A llvm/docs/AMDGPU/gfx7_ssrc_7.rst
A llvm/docs/AMDGPU/gfx7_ssrc_8.rst
A llvm/docs/AMDGPU/gfx7_ssrc_9.rst
M llvm/docs/AMDGPU/gfx7_tgt.rst
R llvm/docs/AMDGPU/gfx7_type_dev.rst
A llvm/docs/AMDGPU/gfx7_type_deviation.rst
R llvm/docs/AMDGPU/gfx7_uimm16.rst
A llvm/docs/AMDGPU/gfx7_vaddr.rst
A llvm/docs/AMDGPU/gfx7_vaddr_1.rst
A llvm/docs/AMDGPU/gfx7_vaddr_2.rst
A llvm/docs/AMDGPU/gfx7_vaddr_3.rst
A llvm/docs/AMDGPU/gfx7_vcc.rst
R llvm/docs/AMDGPU/gfx7_vcc_64.rst
A llvm/docs/AMDGPU/gfx7_vdata.rst
A llvm/docs/AMDGPU/gfx7_vdata0.rst
A llvm/docs/AMDGPU/gfx7_vdata0_1.rst
A llvm/docs/AMDGPU/gfx7_vdata1.rst
R llvm/docs/AMDGPU/gfx7_vdata128_0.rst
A llvm/docs/AMDGPU/gfx7_vdata1_1.rst
R llvm/docs/AMDGPU/gfx7_vdata32_0.rst
R llvm/docs/AMDGPU/gfx7_vdata64_0.rst
R llvm/docs/AMDGPU/gfx7_vdata96_0.rst
A llvm/docs/AMDGPU/gfx7_vdata_1.rst
A llvm/docs/AMDGPU/gfx7_vdata_2.rst
A llvm/docs/AMDGPU/gfx7_vdata_3.rst
A llvm/docs/AMDGPU/gfx7_vdata_4.rst
A llvm/docs/AMDGPU/gfx7_vdata_5.rst
A llvm/docs/AMDGPU/gfx7_vdata_6.rst
A llvm/docs/AMDGPU/gfx7_vdata_7.rst
A llvm/docs/AMDGPU/gfx7_vdata_8.rst
A llvm/docs/AMDGPU/gfx7_vdata_9.rst
A llvm/docs/AMDGPU/gfx7_vdst.rst
R llvm/docs/AMDGPU/gfx7_vdst128_0.rst
R llvm/docs/AMDGPU/gfx7_vdst32_0.rst
R llvm/docs/AMDGPU/gfx7_vdst64_0.rst
R llvm/docs/AMDGPU/gfx7_vdst96_0.rst
A llvm/docs/AMDGPU/gfx7_vdst_1.rst
A llvm/docs/AMDGPU/gfx7_vdst_10.rst
A llvm/docs/AMDGPU/gfx7_vdst_11.rst
A llvm/docs/AMDGPU/gfx7_vdst_12.rst
A llvm/docs/AMDGPU/gfx7_vdst_2.rst
A llvm/docs/AMDGPU/gfx7_vdst_3.rst
A llvm/docs/AMDGPU/gfx7_vdst_4.rst
A llvm/docs/AMDGPU/gfx7_vdst_5.rst
A llvm/docs/AMDGPU/gfx7_vdst_6.rst
A llvm/docs/AMDGPU/gfx7_vdst_7.rst
A llvm/docs/AMDGPU/gfx7_vdst_8.rst
A llvm/docs/AMDGPU/gfx7_vdst_9.rst
A llvm/docs/AMDGPU/gfx7_vsrc.rst
R llvm/docs/AMDGPU/gfx7_vsrc128_0.rst
R llvm/docs/AMDGPU/gfx7_vsrc32_0.rst
R llvm/docs/AMDGPU/gfx7_vsrc32_1.rst
R llvm/docs/AMDGPU/gfx7_vsrc64_0.rst
A llvm/docs/AMDGPU/gfx7_vsrc_1.rst
A llvm/docs/AMDGPU/gfx7_vsrc_2.rst
A llvm/docs/AMDGPU/gfx7_vsrc_3.rst
M llvm/docs/AMDGPU/gfx7_waitcnt.rst
R llvm/docs/AMDGPU/gfx8_addr_buf.rst
R llvm/docs/AMDGPU/gfx8_addr_ds.rst
R llvm/docs/AMDGPU/gfx8_addr_flat.rst
R llvm/docs/AMDGPU/gfx8_addr_mimg.rst
M llvm/docs/AMDGPU/gfx8_attr.rst
R llvm/docs/AMDGPU/gfx8_base_smem_addr.rst
R llvm/docs/AMDGPU/gfx8_base_smem_buf.rst
R llvm/docs/AMDGPU/gfx8_bimm16.rst
R llvm/docs/AMDGPU/gfx8_bimm32.rst
R llvm/docs/AMDGPU/gfx8_data_buf_atomic128.rst
R llvm/docs/AMDGPU/gfx8_data_buf_atomic32.rst
R llvm/docs/AMDGPU/gfx8_data_buf_atomic64.rst
R llvm/docs/AMDGPU/gfx8_data_buf_d16_128.rst
R llvm/docs/AMDGPU/gfx8_data_buf_d16_32.rst
R llvm/docs/AMDGPU/gfx8_data_buf_d16_64.rst
R llvm/docs/AMDGPU/gfx8_data_buf_d16_96.rst
R llvm/docs/AMDGPU/gfx8_data_mimg_atomic_cmp.rst
R llvm/docs/AMDGPU/gfx8_data_mimg_atomic_reg.rst
R llvm/docs/AMDGPU/gfx8_data_mimg_store.rst
R llvm/docs/AMDGPU/gfx8_data_mimg_store_d16.rst
A llvm/docs/AMDGPU/gfx8_dst.rst
R llvm/docs/AMDGPU/gfx8_dst_buf_128.rst
R llvm/docs/AMDGPU/gfx8_dst_buf_32.rst
R llvm/docs/AMDGPU/gfx8_dst_buf_64.rst
R llvm/docs/AMDGPU/gfx8_dst_buf_96.rst
R llvm/docs/AMDGPU/gfx8_dst_buf_d16_128.rst
R llvm/docs/AMDGPU/gfx8_dst_buf_d16_32.rst
R llvm/docs/AMDGPU/gfx8_dst_buf_d16_64.rst
R llvm/docs/AMDGPU/gfx8_dst_buf_d16_96.rst
R llvm/docs/AMDGPU/gfx8_dst_buf_lds.rst
R llvm/docs/AMDGPU/gfx8_dst_flat_atomic32.rst
R llvm/docs/AMDGPU/gfx8_dst_flat_atomic64.rst
R llvm/docs/AMDGPU/gfx8_dst_mimg_gather4.rst
R llvm/docs/AMDGPU/gfx8_dst_mimg_regular.rst
R llvm/docs/AMDGPU/gfx8_dst_mimg_regular_d16.rst
R llvm/docs/AMDGPU/gfx8_fimm16.rst
R llvm/docs/AMDGPU/gfx8_fimm32.rst
M llvm/docs/AMDGPU/gfx8_hwreg.rst
M llvm/docs/AMDGPU/gfx8_imask.rst
A llvm/docs/AMDGPU/gfx8_imm16.rst
A llvm/docs/AMDGPU/gfx8_imm16_1.rst
A llvm/docs/AMDGPU/gfx8_imm16_2.rst
M llvm/docs/AMDGPU/gfx8_label.rst
A llvm/docs/AMDGPU/gfx8_m.rst
A llvm/docs/AMDGPU/gfx8_m_1.rst
R llvm/docs/AMDGPU/gfx8_mod_dpp_sdwa_abs_neg.rst
R llvm/docs/AMDGPU/gfx8_mod_sdwa_sext.rst
R llvm/docs/AMDGPU/gfx8_mod_vop3_abs_neg.rst
M llvm/docs/AMDGPU/gfx8_msg.rst
R llvm/docs/AMDGPU/gfx8_offset_buf.rst
R llvm/docs/AMDGPU/gfx8_offset_smem_load.rst
R llvm/docs/AMDGPU/gfx8_offset_smem_store.rst
M llvm/docs/AMDGPU/gfx8_opt.rst
M llvm/docs/AMDGPU/gfx8_param.rst
R llvm/docs/AMDGPU/gfx8_perm_smem.rst
A llvm/docs/AMDGPU/gfx8_probe.rst
R llvm/docs/AMDGPU/gfx8_ret.rst
R llvm/docs/AMDGPU/gfx8_rsrc_buf.rst
R llvm/docs/AMDGPU/gfx8_rsrc_mimg.rst
R llvm/docs/AMDGPU/gfx8_samp_mimg.rst
A llvm/docs/AMDGPU/gfx8_sbase.rst
A llvm/docs/AMDGPU/gfx8_sbase_1.rst
A llvm/docs/AMDGPU/gfx8_sdata.rst
R llvm/docs/AMDGPU/gfx8_sdata128_0.rst
R llvm/docs/AMDGPU/gfx8_sdata32_0.rst
R llvm/docs/AMDGPU/gfx8_sdata64_0.rst
A llvm/docs/AMDGPU/gfx8_sdata_1.rst
A llvm/docs/AMDGPU/gfx8_sdata_2.rst
A llvm/docs/AMDGPU/gfx8_sdst.rst
R llvm/docs/AMDGPU/gfx8_sdst128_0.rst
R llvm/docs/AMDGPU/gfx8_sdst256_0.rst
R llvm/docs/AMDGPU/gfx8_sdst32_0.rst
R llvm/docs/AMDGPU/gfx8_sdst32_1.rst
R llvm/docs/AMDGPU/gfx8_sdst32_2.rst
R llvm/docs/AMDGPU/gfx8_sdst512_0.rst
R llvm/docs/AMDGPU/gfx8_sdst64_0.rst
R llvm/docs/AMDGPU/gfx8_sdst64_1.rst
A llvm/docs/AMDGPU/gfx8_sdst_1.rst
A llvm/docs/AMDGPU/gfx8_sdst_2.rst
A llvm/docs/AMDGPU/gfx8_sdst_3.rst
A llvm/docs/AMDGPU/gfx8_sdst_4.rst
A llvm/docs/AMDGPU/gfx8_sdst_5.rst
A llvm/docs/AMDGPU/gfx8_sdst_6.rst
A llvm/docs/AMDGPU/gfx8_sdst_7.rst
R llvm/docs/AMDGPU/gfx8_simm16.rst
A llvm/docs/AMDGPU/gfx8_simm32.rst
A llvm/docs/AMDGPU/gfx8_simm32_1.rst
A llvm/docs/AMDGPU/gfx8_simm32_2.rst
A llvm/docs/AMDGPU/gfx8_soffset.rst
A llvm/docs/AMDGPU/gfx8_soffset_1.rst
A llvm/docs/AMDGPU/gfx8_soffset_2.rst
A llvm/docs/AMDGPU/gfx8_src.rst
R llvm/docs/AMDGPU/gfx8_src32_0.rst
R llvm/docs/AMDGPU/gfx8_src32_1.rst
R llvm/docs/AMDGPU/gfx8_src32_2.rst
R llvm/docs/AMDGPU/gfx8_src32_3.rst
R llvm/docs/AMDGPU/gfx8_src32_4.rst
R llvm/docs/AMDGPU/gfx8_src32_5.rst
R llvm/docs/AMDGPU/gfx8_src32_6.rst
R llvm/docs/AMDGPU/gfx8_src32_7.rst
R llvm/docs/AMDGPU/gfx8_src64_0.rst
R llvm/docs/AMDGPU/gfx8_src64_1.rst
A llvm/docs/AMDGPU/gfx8_src_1.rst
A llvm/docs/AMDGPU/gfx8_src_10.rst
A llvm/docs/AMDGPU/gfx8_src_2.rst
A llvm/docs/AMDGPU/gfx8_src_3.rst
A llvm/docs/AMDGPU/gfx8_src_4.rst
A llvm/docs/AMDGPU/gfx8_src_5.rst
A llvm/docs/AMDGPU/gfx8_src_6.rst
A llvm/docs/AMDGPU/gfx8_src_7.rst
A llvm/docs/AMDGPU/gfx8_src_8.rst
A llvm/docs/AMDGPU/gfx8_src_9.rst
R llvm/docs/AMDGPU/gfx8_src_exp.rst
A llvm/docs/AMDGPU/gfx8_srsrc.rst
A llvm/docs/AMDGPU/gfx8_srsrc_1.rst
A llvm/docs/AMDGPU/gfx8_ssamp.rst
A llvm/docs/AMDGPU/gfx8_ssrc.rst
R llvm/docs/AMDGPU/gfx8_ssrc32_0.rst
R llvm/docs/AMDGPU/gfx8_ssrc32_1.rst
R llvm/docs/AMDGPU/gfx8_ssrc32_2.rst
R llvm/docs/AMDGPU/gfx8_ssrc32_3.rst
R llvm/docs/AMDGPU/gfx8_ssrc32_4.rst
R llvm/docs/AMDGPU/gfx8_ssrc64_0.rst
R llvm/docs/AMDGPU/gfx8_ssrc64_1.rst
R llvm/docs/AMDGPU/gfx8_ssrc64_2.rst
R llvm/docs/AMDGPU/gfx8_ssrc64_3.rst
A llvm/docs/AMDGPU/gfx8_ssrc_1.rst
A llvm/docs/AMDGPU/gfx8_ssrc_2.rst
A llvm/docs/AMDGPU/gfx8_ssrc_3.rst
A llvm/docs/AMDGPU/gfx8_ssrc_4.rst
A llvm/docs/AMDGPU/gfx8_ssrc_5.rst
A llvm/docs/AMDGPU/gfx8_ssrc_6.rst
A llvm/docs/AMDGPU/gfx8_ssrc_7.rst
A llvm/docs/AMDGPU/gfx8_ssrc_8.rst
M llvm/docs/AMDGPU/gfx8_tgt.rst
R llvm/docs/AMDGPU/gfx8_type_dev.rst
A llvm/docs/AMDGPU/gfx8_type_deviation.rst
R llvm/docs/AMDGPU/gfx8_uimm16.rst
A llvm/docs/AMDGPU/gfx8_vaddr.rst
A llvm/docs/AMDGPU/gfx8_vaddr_1.rst
A llvm/docs/AMDGPU/gfx8_vaddr_2.rst
A llvm/docs/AMDGPU/gfx8_vaddr_3.rst
A llvm/docs/AMDGPU/gfx8_vcc.rst
R llvm/docs/AMDGPU/gfx8_vcc_64.rst
A llvm/docs/AMDGPU/gfx8_vdata.rst
A llvm/docs/AMDGPU/gfx8_vdata0.rst
A llvm/docs/AMDGPU/gfx8_vdata0_1.rst
A llvm/docs/AMDGPU/gfx8_vdata1.rst
R llvm/docs/AMDGPU/gfx8_vdata128_0.rst
A llvm/docs/AMDGPU/gfx8_vdata1_1.rst
R llvm/docs/AMDGPU/gfx8_vdata32_0.rst
R llvm/docs/AMDGPU/gfx8_vdata64_0.rst
R llvm/docs/AMDGPU/gfx8_vdata96_0.rst
A llvm/docs/AMDGPU/gfx8_vdata_1.rst
A llvm/docs/AMDGPU/gfx8_vdata_10.rst
A llvm/docs/AMDGPU/gfx8_vdata_11.rst
A llvm/docs/AMDGPU/gfx8_vdata_12.rst
A llvm/docs/AMDGPU/gfx8_vdata_13.rst
A llvm/docs/AMDGPU/gfx8_vdata_14.rst
A llvm/docs/AMDGPU/gfx8_vdata_2.rst
A llvm/docs/AMDGPU/gfx8_vdata_3.rst
A llvm/docs/AMDGPU/gfx8_vdata_4.rst
A llvm/docs/AMDGPU/gfx8_vdata_5.rst
A llvm/docs/AMDGPU/gfx8_vdata_6.rst
A llvm/docs/AMDGPU/gfx8_vdata_7.rst
A llvm/docs/AMDGPU/gfx8_vdata_8.rst
A llvm/docs/AMDGPU/gfx8_vdata_9.rst
A llvm/docs/AMDGPU/gfx8_vdst.rst
R llvm/docs/AMDGPU/gfx8_vdst128_0.rst
R llvm/docs/AMDGPU/gfx8_vdst32_0.rst
R llvm/docs/AMDGPU/gfx8_vdst64_0.rst
R llvm/docs/AMDGPU/gfx8_vdst96_0.rst
A llvm/docs/AMDGPU/gfx8_vdst_1.rst
A llvm/docs/AMDGPU/gfx8_vdst_10.rst
A llvm/docs/AMDGPU/gfx8_vdst_11.rst
A llvm/docs/AMDGPU/gfx8_vdst_12.rst
A llvm/docs/AMDGPU/gfx8_vdst_13.rst
A llvm/docs/AMDGPU/gfx8_vdst_14.rst
A llvm/docs/AMDGPU/gfx8_vdst_15.rst
A llvm/docs/AMDGPU/gfx8_vdst_16.rst
A llvm/docs/AMDGPU/gfx8_vdst_17.rst
A llvm/docs/AMDGPU/gfx8_vdst_2.rst
A llvm/docs/AMDGPU/gfx8_vdst_3.rst
A llvm/docs/AMDGPU/gfx8_vdst_4.rst
A llvm/docs/AMDGPU/gfx8_vdst_5.rst
A llvm/docs/AMDGPU/gfx8_vdst_6.rst
A llvm/docs/AMDGPU/gfx8_vdst_7.rst
A llvm/docs/AMDGPU/gfx8_vdst_8.rst
A llvm/docs/AMDGPU/gfx8_vdst_9.rst
A llvm/docs/AMDGPU/gfx8_vsrc.rst
R llvm/docs/AMDGPU/gfx8_vsrc128_0.rst
R llvm/docs/AMDGPU/gfx8_vsrc32_0.rst
R llvm/docs/AMDGPU/gfx8_vsrc32_1.rst
R llvm/docs/AMDGPU/gfx8_vsrc64_0.rst
A llvm/docs/AMDGPU/gfx8_vsrc_1.rst
A llvm/docs/AMDGPU/gfx8_vsrc_2.rst
A llvm/docs/AMDGPU/gfx8_vsrc_3.rst
M llvm/docs/AMDGPU/gfx8_waitcnt.rst
A llvm/docs/AMDGPU/gfx900_fx_operand.rst
A llvm/docs/AMDGPU/gfx900_m.rst
R llvm/docs/AMDGPU/gfx900_mad_type_dev.rst
R llvm/docs/AMDGPU/gfx900_mod_vop3_abs_neg.rst
A llvm/docs/AMDGPU/gfx900_src.rst
R llvm/docs/AMDGPU/gfx900_src32_0.rst
R llvm/docs/AMDGPU/gfx900_src32_1.rst
A llvm/docs/AMDGPU/gfx900_src_1.rst
A llvm/docs/AMDGPU/gfx900_vdst.rst
R llvm/docs/AMDGPU/gfx900_vdst32_0.rst
A llvm/docs/AMDGPU/gfx904_fx_operand.rst
A llvm/docs/AMDGPU/gfx904_m.rst
R llvm/docs/AMDGPU/gfx904_mad_type_dev.rst
R llvm/docs/AMDGPU/gfx904_mod_vop3_abs_neg.rst
A llvm/docs/AMDGPU/gfx904_src.rst
R llvm/docs/AMDGPU/gfx904_src32_0.rst
R llvm/docs/AMDGPU/gfx904_src32_1.rst
A llvm/docs/AMDGPU/gfx904_src_1.rst
A llvm/docs/AMDGPU/gfx904_vdst.rst
R llvm/docs/AMDGPU/gfx904_vdst32_0.rst
A llvm/docs/AMDGPU/gfx906_fx_operand.rst
A llvm/docs/AMDGPU/gfx906_m.rst
A llvm/docs/AMDGPU/gfx906_m_1.rst
R llvm/docs/AMDGPU/gfx906_mad_type_dev.rst
R llvm/docs/AMDGPU/gfx906_mod_dpp_sdwa_abs_neg.rst
R llvm/docs/AMDGPU/gfx906_mod_sdwa_sext.rst
R llvm/docs/AMDGPU/gfx906_mod_vop3_abs_neg.rst
A llvm/docs/AMDGPU/gfx906_src.rst
R llvm/docs/AMDGPU/gfx906_src32_0.rst
R llvm/docs/AMDGPU/gfx906_src32_1.rst
R llvm/docs/AMDGPU/gfx906_src32_2.rst
R llvm/docs/AMDGPU/gfx906_src32_3.rst
R llvm/docs/AMDGPU/gfx906_src32_4.rst
A llvm/docs/AMDGPU/gfx906_src_1.rst
A llvm/docs/AMDGPU/gfx906_src_2.rst
A llvm/docs/AMDGPU/gfx906_src_3.rst
A llvm/docs/AMDGPU/gfx906_src_4.rst
R llvm/docs/AMDGPU/gfx906_type_dev.rst
A llvm/docs/AMDGPU/gfx906_type_deviation.rst
A llvm/docs/AMDGPU/gfx906_vdst.rst
R llvm/docs/AMDGPU/gfx906_vdst32_0.rst
A llvm/docs/AMDGPU/gfx906_vsrc.rst
R llvm/docs/AMDGPU/gfx906_vsrc32_0.rst
R llvm/docs/AMDGPU/gfx908_addr_buf.rst
R llvm/docs/AMDGPU/gfx908_adst1024_0.rst
R llvm/docs/AMDGPU/gfx908_adst128_0.rst
R llvm/docs/AMDGPU/gfx908_adst32_0.rst
R llvm/docs/AMDGPU/gfx908_adst512_0.rst
R llvm/docs/AMDGPU/gfx908_asrc1024_0.rst
R llvm/docs/AMDGPU/gfx908_asrc128_0.rst
R llvm/docs/AMDGPU/gfx908_asrc32_0.rst
R llvm/docs/AMDGPU/gfx908_asrc512_0.rst
R llvm/docs/AMDGPU/gfx908_data_buf_atomic32.rst
A llvm/docs/AMDGPU/gfx908_dst.rst
R llvm/docs/AMDGPU/gfx908_dst_flat_atomic32.rst
A llvm/docs/AMDGPU/gfx908_fx_operand.rst
A llvm/docs/AMDGPU/gfx908_m.rst
A llvm/docs/AMDGPU/gfx908_m_1.rst
R llvm/docs/AMDGPU/gfx908_mad_type_dev.rst
R llvm/docs/AMDGPU/gfx908_mod_dpp_sdwa_abs_neg.rst
R llvm/docs/AMDGPU/gfx908_mod_sdwa_sext.rst
R llvm/docs/AMDGPU/gfx908_mod_vop3_abs_neg.rst
R llvm/docs/AMDGPU/gfx908_offset_buf.rst
M llvm/docs/AMDGPU/gfx908_opt.rst
R llvm/docs/AMDGPU/gfx908_ret.rst
R llvm/docs/AMDGPU/gfx908_rsrc_buf.rst
A llvm/docs/AMDGPU/gfx908_saddr.rst
R llvm/docs/AMDGPU/gfx908_saddr_flat_global.rst
A llvm/docs/AMDGPU/gfx908_soffset.rst
A llvm/docs/AMDGPU/gfx908_src.rst
R llvm/docs/AMDGPU/gfx908_src32_0.rst
R llvm/docs/AMDGPU/gfx908_src32_1.rst
R llvm/docs/AMDGPU/gfx908_src32_2.rst
R llvm/docs/AMDGPU/gfx908_src32_3.rst
R llvm/docs/AMDGPU/gfx908_src32_4.rst
R llvm/docs/AMDGPU/gfx908_src32_5.rst
A llvm/docs/AMDGPU/gfx908_src_1.rst
A llvm/docs/AMDGPU/gfx908_src_2.rst
A llvm/docs/AMDGPU/gfx908_src_3.rst
A llvm/docs/AMDGPU/gfx908_src_4.rst
A llvm/docs/AMDGPU/gfx908_src_5.rst
A llvm/docs/AMDGPU/gfx908_srsrc.rst
R llvm/docs/AMDGPU/gfx908_type_dev.rst
A llvm/docs/AMDGPU/gfx908_type_deviation.rst
A llvm/docs/AMDGPU/gfx908_vaddr.rst
A llvm/docs/AMDGPU/gfx908_vaddr_1.rst
R llvm/docs/AMDGPU/gfx908_vaddr_flat_global.rst
R llvm/docs/AMDGPU/gfx908_vasrc32_0.rst
R llvm/docs/AMDGPU/gfx908_vasrc64_0.rst
A llvm/docs/AMDGPU/gfx908_vdata.rst
R llvm/docs/AMDGPU/gfx908_vdata32_0.rst
A llvm/docs/AMDGPU/gfx908_vdata_1.rst
A llvm/docs/AMDGPU/gfx908_vdst.rst
R llvm/docs/AMDGPU/gfx908_vdst32_0.rst
A llvm/docs/AMDGPU/gfx908_vdst_1.rst
A llvm/docs/AMDGPU/gfx908_vdst_2.rst
A llvm/docs/AMDGPU/gfx908_vdst_3.rst
A llvm/docs/AMDGPU/gfx908_vdst_4.rst
A llvm/docs/AMDGPU/gfx908_vdst_5.rst
A llvm/docs/AMDGPU/gfx908_vsrc.rst
R llvm/docs/AMDGPU/gfx908_vsrc32_0.rst
A llvm/docs/AMDGPU/gfx908_vsrc_1.rst
A llvm/docs/AMDGPU/gfx908_vsrc_2.rst
A llvm/docs/AMDGPU/gfx908_vsrc_3.rst
A llvm/docs/AMDGPU/gfx908_vsrc_4.rst
A llvm/docs/AMDGPU/gfx908_vsrc_5.rst
A llvm/docs/AMDGPU/gfx908_vsrc_6.rst
M llvm/docs/AMDGPU/gfx90a_src_10.rst
M llvm/docs/AMDGPU/gfx90a_src_11.rst
M llvm/docs/AMDGPU/gfx90a_src_3.rst
M llvm/docs/AMDGPU/gfx90a_src_4.rst
M llvm/docs/AMDGPU/gfx90a_src_6.rst
M llvm/docs/AMDGPU/gfx90a_src_7.rst
M llvm/docs/AMDGPU/gfx90a_src_8.rst
M llvm/docs/AMDGPU/gfx90a_src_9.rst
M llvm/docs/AMDGPU/gfx90a_type_deviation.rst
M llvm/docs/AMDGPU/gfx9_type_deviation.rst
M llvm/docs/AMDGPUInstructionNotation.rst
M llvm/docs/AMDGPUInstructionSyntax.rst
M llvm/docs/AMDGPUModifierSyntax.rst
Log Message:
-----------
[AMDGPU][MC][NFC][DOC] Updated AMD GPU assembler syntax description.
Summary of changes:
- Added f16 omod modifier (bug 51386).
- Corrected names of data types (bug 48638).
- Enabled a16 with most GFX10 MIMG opcodes (see https://reviews.llvm.org/D102231).
- Corrected description of integer operands (bug 51130).
- Corrected description of 8-bit DS offsets (bug 51536).
- Improved PERMLANE op_sel description.
- Corrected *SAD* opcode types.
More information about the All-commits
mailing list