[all-commits] [llvm/llvm-project] b08853: [X86] AVX512FP16 instructions enabling 4/6

Pengfei Wang via All-commits all-commits at lists.llvm.org
Sat Aug 21 17:59:57 PDT 2021


  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: b088536ce9e0473d6ab63c24ad69ca7ea2339a46
      https://github.com/llvm/llvm-project/commit/b088536ce9e0473d6ab63c24ad69ca7ea2339a46
  Author: Wang, Pengfei <pengfei.wang at intel.com>
  Date:   2021-08-22 (Sun, 22 Aug 2021)

  Changed paths:
    M clang/include/clang/Basic/BuiltinsX86.def
    M clang/lib/CodeGen/CGBuiltin.cpp
    M clang/lib/Headers/avx512fp16intrin.h
    M clang/lib/Headers/avx512vlfp16intrin.h
    M clang/lib/Sema/SemaChecking.cpp
    M clang/test/CodeGen/X86/avx512fp16-builtins.c
    M clang/test/CodeGen/X86/avx512vlfp16-builtins.c
    M llvm/include/llvm/IR/IntrinsicsX86.td
    M llvm/lib/Target/X86/X86ISelLowering.cpp
    M llvm/lib/Target/X86/X86InstrAVX512.td
    M llvm/lib/Target/X86/X86InstrFoldTables.cpp
    M llvm/lib/Target/X86/X86InstrInfo.cpp
    M llvm/lib/Target/X86/X86IntrinsicsInfo.h
    M llvm/test/CodeGen/X86/avx512fp16-arith.ll
    M llvm/test/CodeGen/X86/avx512fp16-intrinsics.ll
    A llvm/test/CodeGen/X86/avx512fp16-rndscale.ll
    A llvm/test/CodeGen/X86/avx512fp16-scalar.ll
    M llvm/test/CodeGen/X86/avx512fp16vl-intrinsics.ll
    M llvm/test/CodeGen/X86/fp-strict-scalar-fp16.ll
    A llvm/test/CodeGen/X86/fp-strict-scalar-round-fp16.ll
    M llvm/test/CodeGen/X86/stack-folding-fp-avx512fp16.ll
    M llvm/test/CodeGen/X86/stack-folding-fp-avx512fp16vl.ll
    M llvm/test/CodeGen/X86/vec-strict-128-fp16.ll
    M llvm/test/CodeGen/X86/vec-strict-256-fp16.ll
    M llvm/test/CodeGen/X86/vec-strict-512-fp16.ll
    M llvm/test/MC/Disassembler/X86/avx512fp16.txt
    M llvm/test/MC/Disassembler/X86/avx512fp16vl.txt
    M llvm/test/MC/X86/avx512fp16.s
    M llvm/test/MC/X86/avx512fp16vl.s
    M llvm/test/MC/X86/intel-syntax-avx512fp16.s
    M llvm/test/MC/X86/intel-syntax-avx512fp16vl.s

  Log Message:
  -----------
  [X86] AVX512FP16 instructions enabling 4/6

Enable FP16 unary operator instructions.

Ref.: https://software.intel.com/content/www/us/en/develop/download/intel-avx512-fp16-architecture-specification.html

Reviewed By: LuoYuanke

Differential Revision: https://reviews.llvm.org/D105267




More information about the All-commits mailing list