[all-commits] [llvm/llvm-project] 7d10dd: [PowerPC] Implament Load and Reserve and Store Con...

[Conanap via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 7d10dd60ce126a6a0a29aa1f3948f596bd6e4fb0
      https://github.com/llvm/llvm-project/commit/7d10dd60ce126a6a0a29aa1f3948f596bd6e4fb0
  Author: Albion Fung <albion.fung at ibm.com>
  Date:   2021-07-05 (Mon, 05 Jul 2021)

  Changed paths:
    M clang/include/clang/Basic/BuiltinsPPC.def
    M clang/lib/Basic/Targets/PPC.cpp
    M clang/lib/Sema/SemaChecking.cpp
    A clang/test/CodeGen/builtins-ppc-xlcompat-LoadReseve-StoreCond-64bit-only.c
    A clang/test/CodeGen/builtins-ppc-xlcompat-LoadReseve-StoreCond.c
    A clang/test/CodeGen/builtins-ppc-xlcompat-error.c
    M llvm/include/llvm/IR/IntrinsicsPowerPC.td
    M llvm/lib/Target/PowerPC/PPCInstr64Bit.td
    M llvm/lib/Target/PowerPC/PPCInstrInfo.td
    A llvm/test/CodeGen/PowerPC/builtins-ppc-xlcompat-LoadReserve-StoreCond-64bit-only.ll
    A llvm/test/CodeGen/PowerPC/builtins-ppc-xlcompat-LoadReserve-StoreCond.ll

  Log Message:
  -----------
  [PowerPC] Implament Load and Reserve and Store Conditional Builtins

This patch implaments the load and reserve and store conditional
builtins for the PowerPC target, in order to have feature parody with
xlC on AIX.

Differential revision: https://reviews.llvm.org/D105236