[Openmp-dev] AArch64 support

Cownie, James H james.h.cownie at intel.com
Mon Oct 27 05:01:25 PDT 2014

+if("${arch}" STREQUAL "32e" OR "${arch}" STREQUAL "32" OR "${arch}" STREQUAL "arm" OR "${arch}" STREQUAL "aarch64")

Do you really want the adaptive locks for arm and aarch64?
Since they use the Intel specific transactional synchronization extensions (TSX) it seems unlikely to me.

Otherwise LGTM (though I have no testing environment for it).

-- Jim

James Cownie <james.h.cownie at intel.com>
SSG/DPD/TCAR (Technical Computing, Analyzers and Runtimes)
Tel: +44 117 9071438

From: openmp-dev-bounces at cs.uiuc.edu [mailto:openmp-dev-bounces at cs.uiuc.edu] On Behalf Of C Bergström
Sent: Sunday, October 26, 2014 7:05 PM
To: openmp-dev at dcs-maillist2.engr.illinois.edu
Subject: Re: [Openmp-dev] AArch64 support

On Sun, Oct 26, 2014 at 8:34 PM, C Bergström <cbergstrom at pathscale.com<mailto:cbergstrom at pathscale.com>> wrote:

Does anyone have a patch for AArch64 support? Either experimental, complete or notes/suggestions.

So here's a 1st draft for review - I don't expect it to be clean on the 1st pass, but getting some review would be really appreciated.

btw - Is anyone testing this on ARM or PPC64 regularly?


Intel Corporation (UK) Limited
Registered No. 1134945 (England)
Registered Office: Pipers Way, Swindon SN3 1RJ
VAT No: 860 2173 47

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/openmp-dev/attachments/20141027/b728078b/attachment.html>

More information about the Openmp-dev mailing list