[Mlir-commits] [mlir] [mlir][ArmSME] Support 2-way widening outer products (PR #78975)

Andrzej WarzyƄski llvmlistbot at llvm.org
Wed Jan 24 08:36:32 PST 2024


================
@@ -410,4 +410,8 @@ def ConvertToSvboolIntrOp :
     /*overloadedResults=*/[]>,
     Arguments<(ins SVEPredicate:$mask)>;
 
+def Zip1IntrOp :
+  ArmSVE_IntrBinaryOverloadedOp<"zip1">,
+  Arguments<(ins AnyScalableVector, AnyScalableVector)>;
----------------
banach-space wrote:

+1 to constraining these intrinsics, but necessarily in this patch ;-)

https://github.com/llvm/llvm-project/pull/78975


More information about the Mlir-commits mailing list