[Mlir-commits] [mlir] [MLIR][LLVM][Mem2Reg] Relax type equality requirement for load and store (PR #87637)

Tobias Gysi llvmlistbot at llvm.org
Thu Apr 4 23:22:11 PDT 2024

Previous message: [Mlir-commits] [mlir] [MLIR][LLVM][Mem2Reg] Relax type equality requirement for load and store (PR #87637)
Next message: [Mlir-commits] [mlir] [MLIR][LLVM][Mem2Reg] Relax type equality requirement for load and store (PR #87637)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/gysit approved this pull request.

Thanks LGTM!

https://github.com/llvm/llvm-project/pull/87637

Previous message: [Mlir-commits] [mlir] [MLIR][LLVM][Mem2Reg] Relax type equality requirement for load and store (PR #87637)
Next message: [Mlir-commits] [mlir] [MLIR][LLVM][Mem2Reg] Relax type equality requirement for load and store (PR #87637)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the Mlir-commits mailing list