<html>
  <head>
    <meta content="text/html; charset=utf-8" http-equiv="Content-Type">
  </head>
  <body bgcolor="#FFFFFF" text="#000000">
    <div class="moz-cite-prefix">On 10/19/15 4:20 PM, Rail Shafigulin
      wrote:<br>
    </div>
    <blockquote
cite="mid:CAOLNbFabQLjK8d01uVbo7wtwGJbC5=uQg9U9Ep27kOz02ZDArw@mail.gmail.com"
      type="cite">
      <meta http-equiv="Context-Type" content="text/html; charset=UTF-8">
      <div dir="ltr">
        <div class="gmail_extra">
          <div class="gmail_quote">On Mon, Oct 19, 2015 at 1:07 PM, John
            Criswell <span dir="ltr"><<a moz-do-not-send="true"
                href="mailto:jtcriswel@gmail.com" target="_blank">jtcriswel@gmail.com</a>></span>
            wrote:<br>
            <blockquote class="gmail_quote">
              <div>
                <div>Dear Rail,<br>
                  <br>
                  Can you clarify what you mean by "processor
                  resource?"  Are you talking about architecture-visible
                  state (like registers) or micro-architecture state
                  (like ALUs) that are typically not visible at the
                  ISA-level?<br>
                  <br>
                  Regards,<br>
                  <br>
                  John Criswell</div>
              </div>
            </blockquote>
            <div><br>
            </div>
            <div>John,</div>
            <div><br>
            </div>
            <div>Thanks for the reply. I'm talking about
              micro-architecture state, i.e. number of ALUs currently
              available (i.e. that are not preforming any computation at
              the moment), number of Load and Store units, number of
              floating point multiply and divide units etc.</div>
          </div>
        </div>
      </div>
    </blockquote>
    <br>
    Okay.  To further clarify, are you asking whether the code generator
    has information on micro-architecture and how to query that
    information, or are you asking how to output that information in the
    AsmPrinter?<br>
    <br>
    I don't spend a lot of time in the LLVM code generator, so I don't
    know the answer to either question (I just wanted you to clarify
    your question so that someone more knowledgeable can answer).  That
    said, I'd be surprised if the code generator is aware of the
    micro-architecture details to the precision that you're describing. 
    If you can find that information in the TableGen files, then it
    probably is there, but otherwise, I would expect the code generator
    to be using some sort of cost approximation to determine instruction
    order.<br>
    <br>
    Anyone more knowledgeable have a more definitive answer?<br>
    <br>
    Regards,<br>
    <br>
    John Criswell<br>
    <br>
    <blockquote
cite="mid:CAOLNbFabQLjK8d01uVbo7wtwGJbC5=uQg9U9Ep27kOz02ZDArw@mail.gmail.com"
      type="cite">
      <div dir="ltr">
        <div class="gmail_extra">
          <div class="gmail_quote">
            <div><br>
            </div>
            <div>I would greatly appreciate any help on this.</div>
            <div><br>
            </div>
            <div>Thanks</div>
          </div>
          <div><br>
          </div>
        </div>
      </div>
    </blockquote>
    <br>
    <br>
    <pre class="moz-signature" cols="72">-- 
John Criswell
Assistant Professor
Department of Computer Science, University of Rochester
<a class="moz-txt-link-freetext" href="http://www.cs.rochester.edu/u/criswell">http://www.cs.rochester.edu/u/criswell</a></pre>
  </body>
</html>