<div dir="ltr"><span style="font-size:12.8000001907349px">Hi Richard,</span><div style="font-size:12.8000001907349px"><br></div><div style="font-size:12.8000001907349px">Having an OpenCL plugin would simplify the use of both GPUs and FPGAs. However, I am not sure if programming FPGAs with OpenCL is mature enough. </div><div style="font-size:12.8000001907349px"><br></div><div style="font-size:12.8000001907349px">--Chris </div></div><div class="gmail_extra"><br><div class="gmail_quote">On Thu, Jun 4, 2015 at 6:24 PM, Richard Pennington <span dir="ltr"><<a href="mailto:rich@pennware.com" target="_blank">rich@pennware.com</a>></span> wrote:<br><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex">
<div text="#000000" bgcolor="#FFFFFF"><span class="">
<div>On 06/04/2015 07:35 PM, Christos
Margiolas wrote:<br>
</div>
<blockquote type="cite">
<div dir="ltr"><span style="font-size:12.8000001907349px">Hello
All,</span>
<div style="font-size:12.8000001907349px"><br>
</div>
<div style="font-size:12.8000001907349px">The last two months I
have been working on the design and implementation of a
heterogeneous execution engine for LLVM. I started this
project as an intern at the Qualcomm Innovation Center and I
believe it can be useful to different people and use cases. I
am planning to share more details and a set of patches in the
next </div>
<div style="font-size:12.8000001907349px">days. However, I would
first like to see if there is an interest for this. </div>
<div style="font-size:12.8000001907349px"><br>
</div>
<div style="font-size:12.8000001907349px">The project is about
providing compiler and runtime support for the automatic and
transparent offloading of loop or function workloads to
accelerators. </div>
<div style="font-size:12.8000001907349px"><br>
</div>
<div style="font-size:12.8000001907349px"><span style="font-size:12.8000001907349px">It is composed of the
following:</span></div>
<div style="font-size:12.8000001907349px"><span style="font-size:12.8000001907349px">a) Compiler and
Transformation Passes for extracting loops or functions for
offloading.</span><br>
</div>
</div>
</blockquote></span>
This sounds really cool. I'm thinking about FPGA offloading.<br>
<br>
-Rich<br>
</div>
<br>_______________________________________________<br>
LLVM Developers mailing list<br>
<a href="mailto:LLVMdev@cs.uiuc.edu">LLVMdev@cs.uiuc.edu</a> <a href="http://llvm.cs.uiuc.edu" target="_blank">http://llvm.cs.uiuc.edu</a><br>
<a href="http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev" target="_blank">http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev</a><br>
<br></blockquote></div><br></div>