<div dir="ltr">Duncan,<div><br></div><div>Thanks for getting back to me. I am not sure how to find the original bitcode (and related Ada source code) that causes the truncate. This is the error message that gcc gave me when I tried to compile an Ada source file using dragonegg plugin (gcc -c -fplugin...).<br>
<div class="gmail_extra"><br></div><div class="gmail_extra">ZY<br><br><div class="gmail_quote">On Sat, May 11, 2013 at 12:42 PM, Duncan Sands <span dir="ltr"><<a href="mailto:baldrick@free.fr" target="_blank">baldrick@free.fr</a>></span> wrote:<br>
<blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex">Hi ZY,<div class="im"><br>
<br>
On 10/05/13 22:34, Zhiyuan Ren wrote:<br>
<blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex">
Hello, I am new to LLVM and doing some experiment with 3.2 on Ada code. Can<br>
anyone help me on the following error message?<br>
</blockquote>
<br></div>
a truncate from an i32 to an f32 is not valid. This caused the code generator<br>
to abort. What is the original bitcode that caused this?<br>
<br>
Ciao, Duncan.<br>
<br>
<blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex"><div class="im">
<br>
Thanks,<br>
ZY<br>
<br>
<br>
LLVM ERROR: Cannot select: 0xa7a0bf0: f32 = truncate 0xa7a5ea8 [ID=24]<br>
0xa7a5ea8: i32 = X86ISD::SHLD 0xa790280, 0xa790390, 0xa76e088 [ID=22]<br>
0xa790280: i32,ch = load 0xa7386a0, 0xa7a68d8, 0xa7a5628<LD1[%1482+4],<br>
anyext from i8> [ID=19]<br>
0xa7a68d8: i32 = add 0xa7a6040, 0xa7a11c8 [ID=15]<br>
0xa7a6040: i32,ch = CopyFromReg 0xa7386a0, 0xa790c98 [ORD=741] [ID=12]<br>
0xa790c98: i32 = Register %vreg7 [ORD=741] [ID=3]<br>
0xa7a11c8: i32 = Constant<13> [ID=7]<br>
0xa7a5628: i32 = undef [ORD=737] [ID=2]<br>
0xa790390: i32,ch = load 0xa7386a0, 0xa7a57c0,<br>
0xa7a5628<LD4[%1482](align=1)> [ID=20]<br>
0xa7a57c0: i32 = add 0xa7a6040, 0xa7a5f30 [ID=16]<br>
0xa7a6040: i32,ch = CopyFromReg 0xa7386a0, 0xa790c98 [ORD=741] [ID=12]<br>
0xa790c98: i32 = Register %vreg7 [ORD=741] [ID=3]<br>
0xa7a5f30: i32 = Constant<9> [ID=5]<br>
0xa7a5628: i32 = undef [ORD=737] [ID=2]<br>
0xa76e088: i8 = Constant<31> [ID=6]<br>
<br>
<br></div>
______________________________<u></u>_________________<br>
LLVM Developers mailing list<br>
<a href="mailto:LLVMdev@cs.uiuc.edu" target="_blank">LLVMdev@cs.uiuc.edu</a> <a href="http://llvm.cs.uiuc.edu" target="_blank">http://llvm.cs.uiuc.edu</a><br>
<a href="http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev" target="_blank">http://lists.cs.uiuc.edu/<u></u>mailman/listinfo/llvmdev</a><br>
<br>
</blockquote>
<br>
______________________________<u></u>_________________<br>
LLVM Developers mailing list<br>
<a href="mailto:LLVMdev@cs.uiuc.edu" target="_blank">LLVMdev@cs.uiuc.edu</a> <a href="http://llvm.cs.uiuc.edu" target="_blank">http://llvm.cs.uiuc.edu</a><br>
<a href="http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev" target="_blank">http://lists.cs.uiuc.edu/<u></u>mailman/listinfo/llvmdev</a><br>
</blockquote></div><br></div></div></div>