[llvm-dev] LLVM Weekly - #283, June 3rd 2019

Alex Bradbury via llvm-dev llvm-dev at lists.llvm.org
Mon Jun 3 11:55:55 PDT 2019

LLVM Weekly - #283, June 3rd 2019

If you prefer, you can read a HTML version of this email at

Welcome to the two hundred and eighty-third issue of LLVM Weekly, a weekly
newsletter (published every Monday) covering developments in LLVM, Clang, and
related projects. LLVM Weekly is brought to you by [Alex
Bradbury](https://www.linkedin.com/in/alex-bradbury/). Subscribe to future
issues at <http://llvmweekly.org> and pass it on to anyone else you think may
be interested. Please send any tips or feedback to <asb at asbradbury.org>, or
@llvmweekly or @asbradbury on Twitter.

## News and articles from around the web

I didn't spot anything in particular. If you think I missed something, feel
free to drop me tips for next week.

## On the mailing lists

* Francesco Petrogalli [shared an
RFC](http://lists.llvm.org/pipermail/llvm-dev/2019-May/132615.html) on
exposing user-provided vector functions for auto-vectorisation, which
generated lots of discussion.

* Michael Kruse, Bardia Mahjour, Hal Finkel, and Johannes Doerfert are
[forming](http://lists.llvm.org/pipermail/llvm-dev/2019-May/132658.html) a
loop optimisation working group, and share a [doodle
poll](https://doodle.com/poll/7xnkrkmap4dkxwyx) for anyone interested in
taking part in weekly or bi-weekly calls.

* Kit Barton
making loops guards part of the canonical loop structure.

* Oliver Giroux
[proposes](http://lists.llvm.org/pipermail/libcxx-dev/2019-May/000396.html) an
approach for `std::atomic_wait` for libcxx.

* On an architecture with a status register, how to optimise compare
instructions where the status register already has the right condition? [Eli
Friedman explains two

* Melanie Blower is [seeking
feedback](http://lists.llvm.org/pipermail/llvm-dev/2019-May/132642.html) on
Intel's plans to submit patches to support `-fp-model=` and

* The recent thread on [removing magic numbers assuming 8-bit
generated substantial discussion. Many thanks to Quentin Neill for sending in
a list of key posts:
    * The standards vs. language vs. frontend vs. backend interplay:
    * Give and take of upstreaming new stuff vs. maintenance vs.acceptance:
    * Out of tree maintenance:
    * The community "discussion model"
    * Community objections:
    * Resolving objections:

## LLVM commits

* It's been in discussion for a long time, but a scalable vector IR type has
now been added! [r361953](https://reviews.llvm.org/rL361953).

* A (for now) optional type was added to `byval` function parameters in order
to prepare the way for opaque pointer types.

* The ARM fp-only-sp and d16 options were replaced with fp64 and d32. Each
subtargetfeature for an FP architecture now comes with different variants for
combinations of these options.[r361845](https://reviews.llvm.org/rL361485).

* New `ISD::LRINT` and `ISD::LLRINT` SelectionDAG nodes were added along with
new intrinsics. [r361875](https://reviews.llvm.org/rL361875).

* An llvm-lipo tool was started, aiming to be a drop-in replacement for the
lipo tool for manipulating universal binaries.

* MC layer support for more AArch64 SVE2 instructions is being added.
[r361933](https://reviews.llvm.org/rL361933), and many more.

* MC layer support for the new x86 'ENQCMD' instructions was added.

* The AsmMatcher now allows repeated input operands if there's a custom
converter. [r362066](https://reviews.llvm.org/rL362066).

## Clang commits

* SSE intrinsics have been ported to PowerPC using Altivec.

* clangd gained support for outputting a "structured response for Hover",
which can be rendered by the client as it needs.

## Other project commits

* Documentation was added for LLD's planned partitioning feature.

* libcxx was updated to support the recently added ELF dependent libraries
feature. [r362048](https://reviews.llvm.org/rL362048).

More information about the llvm-dev mailing list