[llvm-dev] x86 and GPU backend support for irregular accesses

Tobias Grosser via llvm-dev llvm-dev at lists.llvm.org
Mon Feb 20 08:25:52 PST 2017

On Mon, Feb 20, 2017, at 05:19 PM, SANJAY SRIVALLABH SINGAPURAM via
llvm-dev wrote:
> Hello !
> Does the x86 back-end generate gather-scatter instructions for
> LLVM gather-scatter intrinsics ?
> Also, do the NVPTX and AMDGPU back-ends generate equivalent instructions
> for GPUs ?

Dear Sanjay,

I suggest to just try this out. Create a simple test case and see what
kind of assembly code is generated. Interesting will certainly be the
AVX512 instructions for Xeon PHI.


> Thank You,
> Sanjay
> _______________________________________________
> LLVM Developers mailing list
> llvm-dev at lists.llvm.org
> http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-dev

More information about the llvm-dev mailing list