[llvm-dev] Specifying register constraints on instruction definitions

[Johnson, Nicholas Paul via llvm-dev]

I see that instruction specifications may include a 'Constraints' attribute which forces the register allocator to choose the same register for two operands.

Is it possible to write constraints such that one operand must be a subregister of another?

Thanks,
Nick Johnson
D. E. Shaw Research