[llvm-dev] enable vector instructions
Rail Shafigulin via llvm-dev
llvm-dev at lists.llvm.org
Fri Feb 26 12:37:25 PST 2016
I'm trying to add vector instructions to my target. Does anybody know if
LLVM has an option to enable vector instructions? In other words if LLVM
sees a possible optimization where it could use a vector instruction it
would actually use it.
Any help is appreciated.
-------------- next part --------------
An HTML attachment was scrubbed...
More information about the llvm-dev