[llvm-dev] Hexagon, inline assembly and packetization

[Rail Shafigulin via llvm-dev]

I'm not very clear on how exactly does Hexagon handle inline assembly
during packetization pass and afterwards. Say there are several
instructions in inline assembly. Will Hexagon split them and packetize
using dependencies? Will it create a packet for every instruction in the
inline assembly? Would anyone be able to provide any insights.

Help is greatly appreciated.

-- 
Rail Shafigulin
Software Engineer
Esencia Technologies
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20160217/c867f35d/attachment.html>