[LLVMdev] Custom delay slot insertion
vsp1729 at gmail.com
Tue May 21 20:58:46 PDT 2013
I am porting llvm 3.1 for a custom processor. I'm taking reference from
sparc architecture. The problem I'm facing that sparc has 1 delay slot in
call and conditional instructions. In my case some have 1 and some have 2
delay slots. But the backend is inserting only 1 delay slot instruction. I
do not know how to insert more than 1 instruction in the delay slots.
Please suggest some solution.
View this message in context: http://llvm.1065342.n5.nabble.com/Custom-delay-slot-insertion-tp57898.html
Sent from the LLVM - Dev mailing list archive at Nabble.com.
More information about the llvm-dev