[LLVMdev] Scilab to Verilog

[manas ranjan Das]

Hi,
   I am working on to implement Scilab codes to FPGA format i.e, a similar
kind of c to vhdl by trident compiler.Is there anybody working on this?


Regards
Manas Das
Research Assistant
IIT-Bombay
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20120919/7eac124e/attachment.html>