[LLVMdev] non-SSA IR generation

[amruth.rd at knights.ucf.edu]

I am experimenting with LLVM optimizer and found that the bit code file clang emits is already in SSA form, but I want to generate it in non-SSA form. Would you let me know if there is any way of doing it? 
Cheera,Amruth 		 	   		  
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20120613/9439e9cb/attachment.html>