[LLVMdev] itineraries for x86 and optimization in the target

[Carter Cheng]

Hello,

Is there code in place for lowering the bitcode SSA into an optimized
sequence for the itineraries? I have been curious whether or not such
descriptions exist for the x86 family or whether there are techniques to
make a clear determination of this information.

Regards,

Carter.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20111101/71f4099c/attachment.html>