[LLVMdev] Hitting assertion, unsure why

Villmow, Micah Micah.Villmow at amd.com
Thu Jan 15 13:54:32 PST 2009


I am hitting this assertion:

assert(I != VRBaseMap.end() && "Node emitted out of order - late");

 

I am not sure why this assertion is being triggered or what I changed
that is causing it.

This is asserting when SDValue is FrameIndexSDNode 1.

 

I don't have any code that modified frameindices until my overloaded
RegisterInfo function.

 

I've attached the bc file. If I generate an unoptimized bc file then
there is no issue, only when I turn optimizations on do I hit this
problem.

 

Thanks for any hints,

 

Micah Villmow

Systems Engineer

Advanced Technology & Performance

Advanced Micro Devices Inc.

S1-609 One AMD Place

Sunnyvale, CA. 94085

P: 408-749-3966

 

 

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20090115/55e30c83/attachment.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: test-opt.bc
Type: application/octet-stream
Size: 1032 bytes
Desc: test-opt.bc
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20090115/55e30c83/attachment.obj>


More information about the llvm-dev mailing list