<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns:w="urn:schemas-microsoft-com:office:word" xmlns:m="http://schemas.microsoft.com/office/2004/12/omml" xmlns="http://www.w3.org/TR/REC-html40"><head><meta http-equiv=Content-Type content="text/html; charset=utf-8"><meta name=Generator content="Microsoft Word 15 (filtered medium)"><style><!--
/* Font Definitions */
@font-face
{font-family:"Cambria Math";
panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
{font-family:Calibri;
panose-1:2 15 5 2 2 2 4 3 2 4;}
@font-face
{font-family:Menlo;
panose-1:0 0 0 0 0 0 0 0 0 0;}
/* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
{margin:0in;
margin-bottom:.0001pt;
font-size:11.0pt;
font-family:"Calibri",sans-serif;}
a:link, span.MsoHyperlink
{mso-style-priority:99;
color:blue;
text-decoration:underline;}
a:visited, span.MsoHyperlinkFollowed
{mso-style-priority:99;
color:purple;
text-decoration:underline;}
p.msonormal0, li.msonormal0, div.msonormal0
{mso-style-name:msonormal;
mso-margin-top-alt:auto;
margin-right:0in;
mso-margin-bottom-alt:auto;
margin-left:0in;
font-size:11.0pt;
font-family:"Calibri",sans-serif;}
span.apple-converted-space
{mso-style-name:apple-converted-space;}
span.EmailStyle19
{mso-style-type:personal-reply;
font-family:"Calibri",sans-serif;
color:windowtext;}
.MsoChpDefault
{mso-style-type:export-only;
font-size:10.0pt;}
@page WordSection1
{size:8.5in 11.0in;
margin:1.0in 1.0in 1.0in 1.0in;}
div.WordSection1
{page:WordSection1;}
--></style><!--[if gte mso 9]><xml>
<o:shapedefaults v:ext="edit" spidmax="1026" />
</xml><![endif]--><!--[if gte mso 9]><xml>
<o:shapelayout v:ext="edit">
<o:idmap v:ext="edit" data="1" />
</o:shapelayout></xml><![endif]--></head><body lang=EN-US link=blue vlink=purple><div class=WordSection1><p class=MsoNormal>In the case of AMDGPU there were just one or two opcode base classes in the td files that needed to have the hasExtraSrcRegAllocReq attribute added, so it wasn’t a big deal.<o:p></o:p></p><p class=MsoNormal>I don’t think flipping the default value of this opcode property makes sense, as that would involve changing all of the opcodes (or their base classes) in all of the in-tree targets (other than AMDGPU).<o:p></o:p></p><p class=MsoNormal>How about a target property that says “all opcodes are hasExtraSrcRegAllocReq”? <o:p></o:p></p><p class=MsoNormal><o:p> </o:p></p><div><p class=MsoNormal>-- <o:p></o:p></p><p class=MsoNormal>Geoff Berry<o:p></o:p></p><p class=MsoNormal>Employee of Qualcomm Datacenter Technologies, Inc.<o:p></o:p></p><p class=MsoNormal> Qualcomm Datacenter Technologies, Inc. as an affiliate of Qualcomm Technologies, Inc. Qualcomm Technologies, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project.<o:p></o:p></p></div><p class=MsoNormal><o:p> </o:p></p><div><div style='border:none;border-top:solid #E1E1E1 1.0pt;padding:3.0pt 0in 0in 0in'><p class=MsoNormal><b>From:</b> qcolombet@apple.com [mailto:qcolombet@apple.com] <br><b>Sent:</b> Friday, February 2, 2018 3:55 PM<br><b>To:</b> Geoff Berry <gberry@codeaurora.org><br><b>Cc:</b> reviews+D41835+public+9c1dec7fb6e75ce0@reviews.llvm.org; Geoff Berry via Phabricator <reviews@reviews.llvm.org>; javed.absar@arm.com; Matthias Braun <matze@braunis.de>; Jonas Paulsson <paulsson@linux.vnet.ibm.com>; tstellar@redhat.com; Matt Arsenault <Matthew.Arsenault@amd.com>; junbuml@codeaurora.org; marina.yatsina@intel.com; wei.ding2@amd.com; kannan.narayanan@amd.com; nhaehnle@gmail.com; Nemanja Ivanovic <nemanja.i.ibm@gmail.com>; llvm-commits <llvm-commits@lists.llvm.org>; tpr.llvm@botech.co.uk; escha@apple.com<br><b>Subject:</b> Re: [PATCH] D41835: [MachineCopyPropagation] Extend pass to do COPY source forwarding<o:p></o:p></p></div></div><p class=MsoNormal><o:p> </o:p></p><p class=MsoNormal><o:p> </o:p></p><div><p class=MsoNormal><br><br><o:p></o:p></p><blockquote style='margin-top:5.0pt;margin-bottom:5.0pt'><div><p class=MsoNormal>On Feb 2, 2018, at 12:21 PM, <a href="mailto:escha@apple.com">escha@apple.com</a> wrote:<o:p></o:p></p></div><p class=MsoNormal><o:p> </o:p></p><div><div><p class=MsoNormal>I mean, in that case we are likely to have to mark every single opcode (all 12,000 or so) with this requirement. At that point we might as well just opt out of the pass, I think? At least, it feels like a gross hack that papers over the fact that LLVM has changed how register classes work such that our entire approach is no longer valid.<o:p></o:p></p><div><p class=MsoNormal><o:p> </o:p></p></div><div><p class=MsoNormal>Also, it seems very weird to make this constraint-violating behavior *opt-out*. Maybe it should be opt-in, i.e. put doesNotHaveExtraSrcRegAllocReq on all instructions it’s okay for?<o:p></o:p></p></div></div></div></blockquote><div><p class=MsoNormal><o:p> </o:p></p></div><div><p class=MsoNormal>That sounds like a better approach to me.<o:p></o:p></p></div><div><p class=MsoNormal>After talking with escha, I agree that TableGen is not necessarily expressive enough to model all the constraints that need to be met and I would err on the safe side of being opt-in instead of opt-out.<o:p></o:p></p></div><p class=MsoNormal><br><br><o:p></o:p></p><blockquote style='margin-top:5.0pt;margin-bottom:5.0pt'><div><div><div><p class=MsoNormal><o:p> </o:p></p></div><div><p class=MsoNormal>—escha<o:p></o:p></p><div><p class=MsoNormal><br><br><o:p></o:p></p><blockquote style='margin-top:5.0pt;margin-bottom:5.0pt'><div><p class=MsoNormal>On Feb 2, 2018, at 12:17 PM, <a href="mailto:gberry@codeaurora.org">gberry@codeaurora.org</a> wrote:<o:p></o:p></p></div><p class=MsoNormal><o:p> </o:p></p><div><div><p class=MsoNormal>Hi escha,<span class=apple-converted-space> </span><o:p></o:p></p></div><div><p class=MsoNormal> <o:p></o:p></p></div><div><p class=MsoNormal>This sounds very similar to the issues this change caused on AMDGPU. The way we worked around them for those effected targets was to mark the relevant opcodes with hasExtraSrcRegAllocReq, which will prevent the MachineOperands from being marked as isRenamable, which will in turn prevent MachineCopyPropagation from changing them. Is this a reasonable fix for your targets?<o:p></o:p></p></div><div><p class=MsoNormal> <o:p></o:p></p></div><div><div><p class=MsoNormal>--<span class=apple-converted-space> </span><o:p></o:p></p></div><div><p class=MsoNormal>Geoff Berry<o:p></o:p></p></div><div><p class=MsoNormal>Employee of Qualcomm Datacenter Technologies, Inc.<o:p></o:p></p></div><div><p class=MsoNormal>Qualcomm Datacenter Technologies, Inc. as an affiliate of Qualcomm Technologies, Inc. Qualcomm Technologies, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project.<o:p></o:p></p></div></div><div><p class=MsoNormal> <o:p></o:p></p></div><div><div style='border:none;border-top:solid #E1E1E1 1.0pt;padding:3.0pt 0in 0in 0in'><div><p class=MsoNormal><b>From:</b><span class=apple-converted-space> </span><a href="mailto:fglaser@apple.com">fglaser@apple.com</a> [<a href="mailto:fglaser@apple.com">mailto:fglaser@apple.com</a>]<span class=apple-converted-space> </span><b>On Behalf Of<span class=apple-converted-space> </span></b><a href="mailto:escha@apple.com">escha@apple.com</a><br><b>Sent:</b><span class=apple-converted-space> </span>Friday, February 2, 2018 2:56 PM<br><b>To:</b><span class=apple-converted-space> </span><a href="mailto:reviews+D41835+public+9c1dec7fb6e75ce0@reviews.llvm.org">reviews+D41835+public+9c1dec7fb6e75ce0@reviews.llvm.org</a>; Geoff Berry via Phabricator <<a href="mailto:reviews@reviews.llvm.org">reviews@reviews.llvm.org</a>><br><b>Cc:</b><span class=apple-converted-space> </span><a href="mailto:gberry@codeaurora.org">gberry@codeaurora.org</a>; <a href="mailto:qcolombet@apple.com">qcolombet@apple.com</a>; <a href="mailto:javed.absar@arm.com">javed.absar@arm.com</a>; <a href="mailto:matze@braunis.de">matze@braunis.de</a>; <a href="mailto:paulsson@linux.vnet.ibm.com">paulsson@linux.vnet.ibm.com</a>; <a href="mailto:tstellar@redhat.com">tstellar@redhat.com</a>; <a href="mailto:Matthew.Arsenault@amd.com">Matthew.Arsenault@amd.com</a>; <a href="mailto:junbuml@codeaurora.org">junbuml@codeaurora.org</a>; <a href="mailto:marina.yatsina@intel.com">marina.yatsina@intel.com</a>; <a href="mailto:wei.ding2@amd.com">wei.ding2@amd.com</a>; <a href="mailto:kannan.narayanan@amd.com">kannan.narayanan@amd.com</a>; <a href="mailto:nhaehnle@gmail.com">nhaehnle@gmail.com</a>; <a href="mailto:nemanja.i.ibm@gmail.com">nemanja.i.ibm@gmail.com</a>; <a href="mailto:llvm-commits@lists.llvm.org">llvm-commits@lists.llvm.org</a>; <a href="mailto:tpr.llvm@botech.co.uk">tpr.llvm@botech.co.uk</a><br><b>Subject:</b><span class=apple-converted-space> </span>Re: [PATCH] D41835: [MachineCopyPropagation] Extend pass to do COPY source forwarding<o:p></o:p></p></div></div></div><div><p class=MsoNormal> <o:p></o:p></p></div><div><p class=MsoNormal>FYI, this completely broke our (out-of-tree) backends in more ways than i can count. In particular, it seems to break the ability for us to enforce constraints on register classes at all: we heavily rely on this for a wide variety of instructions whose behavior cannot be fully expressed in tablegen, or really, anywhere that we need to say “X argument of Y instruction should be constrained to class Z”.<o:p></o:p></p></div><div><div><p class=MsoNormal> <o:p></o:p></p></div></div><div><div><p class=MsoNormal>Here is one particular example that illustrates this (but what breaks is potentially far more than this).<o:p></o:p></p></div></div><div><div><p class=MsoNormal> <o:p></o:p></p></div></div><div><div><p class=MsoNormal>Suppose you have a machine in which instructions can have at most 2 arguments in the category {immediates, special registers}. We limit immediates to 2 in instruction selection, and then run a small pass after instruction selection that identifies any instructions with more than 2 {immediates, special registers} and marks the special register arguments as “no SR”. For example:<o:p></o:p></p></div></div><div><div><p class=MsoNormal> <o:p></o:p></p></div></div><div><div><div><p class=MsoNormal><span style='font-size:8.5pt;font-family:"Menlo",serif;background:white'>%6:gpr32 = COPY $sr12</span><o:p></o:p></p></div></div></div><div><div><p class=MsoNormal><span style='font-size:8.5pt;font-family:"Menlo",serif;background:white'><br><br><br></span><o:p></o:p></p></div></div><div><div><p class=MsoNormal>becomes<o:p></o:p></p></div></div><div><div><p class=MsoNormal> <o:p></o:p></p></div></div><div><div><p class=MsoNormal><span style='font-size:8.5pt;font-family:"Menlo",serif;background:white'>%6:gpr32nosr = COPY $sr12</span><o:p></o:p></p></div></div><div><div><p class=MsoNormal> <o:p></o:p></p></div></div><div><div><p class=MsoNormal>reasonably, this should mean the COPY cannot be folded into the instruction that uses it, because the argument is a “gpr32nosr”, which prohibits special registers.<o:p></o:p></p></div></div><div><div><p class=MsoNormal> <o:p></o:p></p></div></div><div><div><p class=MsoNormal>however, with this patch…<o:p></o:p></p></div></div><div><div><p class=MsoNormal> <o:p></o:p></p></div></div><div><div><div><p class=MsoNormal style='background:white'><span style='font-size:8.5pt;font-family:"Menlo",serif'># *** IR Dump After Greedy Register Allocator ***:</span><o:p></o:p></p></div></div></div><div><div><p class=MsoNormal style='background:white'><span style='font-size:8.5pt;font-family:"Menlo",serif'>%6:gpr32nosr = COPY $sr12</span><o:p></o:p></p></div></div><div><div><p class=MsoNormal style='background:white'><span style='font-size:8.5pt;font-family:"Menlo",serif'>%12.sub2:gpr32tup3 = /* some instruction */ 0, 0, %6, 0, 4294967312, 0, 0</span><o:p></o:p></p></div></div><div><div><p class=MsoNormal style='background:white'><span style='font-size:8.5pt;font-family:"Menlo",serif'># *** IR Dump After Virtual Register Rewriter ***:</span><o:p></o:p></p></div></div><div><div><div><p class=MsoNormal style='background:white'><span style='font-size:8.5pt;font-family:"Menlo",serif'>renamable $r2 = COPY $sr12</span><o:p></o:p></p></div></div><div><div><p class=MsoNormal style='background:white'><span style='font-size:8.5pt;font-family:"Menlo",serif'>renamable $r2 = /* some instruction */ 0, 0, %6, 0, 4294967312, 0, 0</span><o:p></o:p></p></div></div><div><div><p class=MsoNormal style='background:white'><span style='font-size:8.5pt;font-family:"Menlo",serif'>[…]</span><o:p></o:p></p></div></div><div><div><p class=MsoNormal style='background:white'><span style='font-size:8.5pt;font-family:"Menlo",serif'># *** IR Dump After Machine Copy Propagation Pass ***:</span><o:p></o:p></p></div></div><div><div><p class=MsoNormal style='background:white'><span style='font-size:8.5pt;font-family:"Menlo",serif'>renamable $r2 = /* some instruction */ 0, 0, $sr12, 0, 4294967312, 0, 0</span><o:p></o:p></p></div></div></div><div><div><p class=MsoNormal> <o:p></o:p></p></div></div><div><div><p class=MsoNormal>in the second step the information that “%6” cannot be an SR is lost due to register allocation, and then copy propagation happily plows through and violates the constraint we set earlier.<o:p></o:p></p></div></div><div><div><p class=MsoNormal> <o:p></o:p></p></div></div><div><div><p class=MsoNormal>this is the simplest example, but this entire patch makes me extremely nervous because we rely on register classes heavily in our backend and if the compiler is now free to violate our constraints, all bets are off.<o:p></o:p></p></div></div><div><div><p class=MsoNormal> <o:p></o:p></p></div></div><div><div><p class=MsoNormal>—escha<o:p></o:p></p></div><div><div><div><div><p class=MsoNormal><br><br><br><o:p></o:p></p></div><blockquote style='margin-top:5.0pt;margin-bottom:5.0pt'><div><div><p class=MsoNormal>On Feb 1, 2018, at 10:56 AM, Geoff Berry via Phabricator via llvm-commits <<a href="mailto:llvm-commits@lists.llvm.org"><span style='color:purple'>llvm-commits@lists.llvm.org</span></a>> wrote:<o:p></o:p></p></div></div><div><p class=MsoNormal> <o:p></o:p></p></div><div><div><div><p class=MsoNormal>This revision was automatically updated to reflect the committed changes.<br>Closed by commit rL323991: [MachineCopyPropagation] Extend pass to do COPY source forwarding (authored by gberry, committed by ).<br><br>Changed prior to commit:<br> <a href="https://reviews.llvm.org/D41835?vs=131323&id=132429#toc"><span style='color:purple'>https://reviews.llvm.org/D41835?vs=131323&id=132429#toc</span></a><br><br>Repository:<br> rL LLVM<br><br><a href="https://reviews.llvm.org/D41835"><span style='color:purple'>https://reviews.llvm.org/D41835</span></a><br><br>Files:<br> llvm/trunk/lib/CodeGen/MachineCopyPropagation.cpp<br> llvm/trunk/lib/CodeGen/TargetPassConfig.cpp<br> llvm/trunk/test/CodeGen/AArch64/aarch64-fold-lslfast.ll<br> llvm/trunk/test/CodeGen/AArch64/arm64-AdvSIMD-Scalar.ll<br> llvm/trunk/test/CodeGen/AArch64/arm64-zero-cycle-regmov.ll<br> llvm/trunk/test/CodeGen/AArch64/cmpxchg-idioms.ll<br> llvm/trunk/test/CodeGen/AArch64/copyprop.mir<br> llvm/trunk/test/CodeGen/AArch64/f16-instructions.ll<br> llvm/trunk/test/CodeGen/AArch64/flags-multiuse.ll<br> llvm/trunk/test/CodeGen/AArch64/ldst-opt.ll<br> llvm/trunk/test/CodeGen/AArch64/merge-store-dependency.ll<br> llvm/trunk/test/CodeGen/AArch64/neg-imm.ll<br> llvm/trunk/test/CodeGen/AMDGPU/callee-special-input-sgprs.ll<br> llvm/trunk/test/CodeGen/AMDGPU/fix-vgpr-copies.mir<br> llvm/trunk/test/CodeGen/AMDGPU/multilevel-break.ll<br> llvm/trunk/test/CodeGen/AMDGPU/ret.ll<br> llvm/trunk/test/CodeGen/ARM/atomic-op.ll<br> llvm/trunk/test/CodeGen/ARM/intrinsics-overflow.ll<br> llvm/trunk/test/CodeGen/ARM/select-imm.ll<br> llvm/trunk/test/CodeGen/ARM/swifterror.ll<br> llvm/trunk/test/CodeGen/Mips/llvm-ir/ashr.ll<br> llvm/trunk/test/CodeGen/Mips/llvm-ir/lshr.ll<br> llvm/trunk/test/CodeGen/Mips/llvm-ir/shl.ll<br> llvm/trunk/test/CodeGen/Mips/llvm-ir/sub.ll<br> llvm/trunk/test/CodeGen/PowerPC/MCSE-caller-preserved-reg.ll<br> llvm/trunk/test/CodeGen/PowerPC/fma-mutate.ll<br> llvm/trunk/test/CodeGen/PowerPC/gpr-vsr-spill.ll<br> llvm/trunk/test/CodeGen/PowerPC/licm-remat.ll<br> llvm/trunk/test/CodeGen/PowerPC/opt-li-add-to-addi.ll<br> llvm/trunk/test/CodeGen/PowerPC/tail-dup-layout.ll<br> llvm/trunk/test/CodeGen/SPARC/32abi.ll<br> llvm/trunk/test/CodeGen/SPARC/atomics.ll<br> llvm/trunk/test/CodeGen/SystemZ/vec-sub-01.ll<br> llvm/trunk/test/CodeGen/Thumb/pr35836.ll<br> llvm/trunk/test/CodeGen/Thumb/thumb-shrink-wrapping.ll<br> llvm/trunk/test/CodeGen/X86/2006-03-01-InstrSchedBug.ll<br> llvm/trunk/test/CodeGen/X86/arg-copy-elide.ll<br> llvm/trunk/test/CodeGen/X86/avx-load-store.ll<br> llvm/trunk/test/CodeGen/X86/avx512-bugfix-25270.ll<br> llvm/trunk/test/CodeGen/X86/avx512-calling-conv.ll<br> llvm/trunk/test/CodeGen/X86/avx512-regcall-NoMask.ll<br> llvm/trunk/test/CodeGen/X86/avx512bw-intrinsics-fast-isel.ll<br> llvm/trunk/test/CodeGen/X86/avx512bw-intrinsics-upgrade.ll<br> llvm/trunk/test/CodeGen/X86/buildvec-insertvec.ll<br> llvm/trunk/test/CodeGen/X86/combine-fcopysign.ll<br> llvm/trunk/test/CodeGen/X86/combine-shl.ll<br> llvm/trunk/test/CodeGen/X86/complex-fastmath.ll<br> llvm/trunk/test/CodeGen/X86/divide-by-constant.ll<br> llvm/trunk/test/CodeGen/X86/fmaxnum.ll<br> llvm/trunk/test/CodeGen/X86/fmf-flags.ll<br> llvm/trunk/test/CodeGen/X86/fminnum.ll<br> llvm/trunk/test/CodeGen/X86/fp128-i128.ll<br> llvm/trunk/test/CodeGen/X86/h-registers-1.ll<br> llvm/trunk/test/CodeGen/X86/haddsub-2.ll<br> llvm/trunk/test/CodeGen/X86/haddsub-3.ll<br> llvm/trunk/test/CodeGen/X86/haddsub-undef.ll<br> llvm/trunk/test/CodeGen/X86/half.ll<br> llvm/trunk/test/CodeGen/X86/horizontal-reduce-smax.ll<br> llvm/trunk/test/CodeGen/X86/horizontal-reduce-smin.ll<br> llvm/trunk/test/CodeGen/X86/horizontal-reduce-umax.ll<br> llvm/trunk/test/CodeGen/X86/horizontal-reduce-umin.ll<br> llvm/trunk/test/CodeGen/X86/inline-asm-fpstack.ll<br> llvm/trunk/test/CodeGen/X86/ipra-local-linkage.ll<br> llvm/trunk/test/CodeGen/X86/localescape.ll<br> llvm/trunk/test/CodeGen/X86/machine-cp.ll<br> llvm/trunk/test/CodeGen/X86/mul-i1024.ll<br> llvm/trunk/test/CodeGen/X86/mul-i256.ll<br> llvm/trunk/test/CodeGen/X86/mul-i512.ll<br> llvm/trunk/test/CodeGen/X86/mul128.ll<br> llvm/trunk/test/CodeGen/X86/mulvi32.ll<br> llvm/trunk/test/CodeGen/X86/pmul.ll<br> llvm/trunk/test/CodeGen/X86/powi.ll<br> llvm/trunk/test/CodeGen/X86/pr11334.ll<br> llvm/trunk/test/CodeGen/X86/pr29112.ll<br> llvm/trunk/test/CodeGen/X86/pr34080-2.ll<br> llvm/trunk/test/CodeGen/X86/psubus.ll<br> llvm/trunk/test/CodeGen/X86/retpoline-external.ll<br> llvm/trunk/test/CodeGen/X86/retpoline.ll<br> llvm/trunk/test/CodeGen/X86/sad.ll<br> llvm/trunk/test/CodeGen/X86/safestack.ll<br> llvm/trunk/test/CodeGen/X86/safestack_inline.ll<br> llvm/trunk/test/CodeGen/X86/scalar_widen_div.ll<br> llvm/trunk/test/CodeGen/X86/select.ll<br> llvm/trunk/test/CodeGen/X86/shrink-wrap-chkstk.ll<br> llvm/trunk/test/CodeGen/X86/slow-pmulld.ll<br> llvm/trunk/test/CodeGen/X86/sqrt-fastmath.ll<br> llvm/trunk/test/CodeGen/X86/sse-scalar-fp-arith.ll<br> llvm/trunk/test/CodeGen/X86/sse1.ll<br> llvm/trunk/test/CodeGen/X86/sse3-avx-addsub-2.ll<br> llvm/trunk/test/CodeGen/X86/statepoint-live-in.ll<br> llvm/trunk/test/CodeGen/X86/statepoint-stack-usage.ll<br> llvm/trunk/test/CodeGen/X86/vec_fp_to_int.ll<br> llvm/trunk/test/CodeGen/X86/vec_int_to_fp.ll<br> llvm/trunk/test/CodeGen/X86/vec_minmax_sint.ll<br> llvm/trunk/test/CodeGen/X86/vec_shift4.ll<br> llvm/trunk/test/CodeGen/X86/vector-blend.ll<br> llvm/trunk/test/CodeGen/X86/vector-idiv-sdiv-128.ll<br> llvm/trunk/test/CodeGen/X86/vector-idiv-udiv-128.ll<br> llvm/trunk/test/CodeGen/X86/vector-mul.ll<br> llvm/trunk/test/CodeGen/X86/vector-rotate-128.ll<br> llvm/trunk/test/CodeGen/X86/vector-sext.ll<br> llvm/trunk/test/CodeGen/X86/vector-shift-ashr-128.ll<br> llvm/trunk/test/CodeGen/X86/vector-shift-lshr-128.ll<br> llvm/trunk/test/CodeGen/X86/vector-shift-shl-128.ll<br> llvm/trunk/test/CodeGen/X86/vector-shuffle-combining.ll<br> llvm/trunk/test/CodeGen/X86/vector-trunc-math.ll<br> llvm/trunk/test/CodeGen/X86/vector-trunc-packus.ll<br> llvm/trunk/test/CodeGen/X86/vector-trunc-ssat.ll<br> llvm/trunk/test/CodeGen/X86/vector-trunc-usat.ll<br> llvm/trunk/test/CodeGen/X86/vector-zext.ll<br> llvm/trunk/test/CodeGen/X86/vselect-minmax.ll<br> llvm/trunk/test/CodeGen/X86/widen_conv-3.ll<br> llvm/trunk/test/CodeGen/X86/widen_conv-4.ll<br> llvm/trunk/test/CodeGen/X86/win64_frame.ll<br> llvm/trunk/test/CodeGen/X86/x86-interleaved-access.ll<br> llvm/trunk/test/CodeGen/X86/x86-shrink-wrap-unwind.ll<br> llvm/trunk/test/CodeGen/X86/x86-shrink-wrapping.ll<br> llvm/trunk/test/DebugInfo/COFF/fpo-shrink-wrap.ll<br> llvm/trunk/test/DebugInfo/X86/spill-nospill.ll<br><br><D41835.132429.patch>_______________________________________________<br>llvm-commits mailing list<br><a href="mailto:llvm-commits@lists.llvm.org"><span style='color:purple'>llvm-commits@lists.llvm.org</span></a><br><a href="http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-commits"><span style='color:purple'>http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-commits</span></a><o:p></o:p></p></div></div></div></blockquote></div></div></div></div></div></blockquote></div><p class=MsoNormal><o:p> </o:p></p></div></div></div></blockquote></div><p class=MsoNormal><o:p> </o:p></p></div></body></html>