<html><head><meta http-equiv="Content-Type" content="text/html charset=windows-1252"></head><body style="word-wrap: break-word; -webkit-nbsp-mode: space; -webkit-line-break: after-white-space;"><br><div><div>On Aug 5, 2014, at 2:48 AM, Demikhovsky, Elena <<a href="mailto:elena.demikhovsky@intel.com">elena.demikhovsky@intel.com</a>> wrote:</div><br class="Apple-interchange-newline"><blockquote type="cite"><div style="font-size: 14px; font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: auto; text-align: start; text-indent: 0px; text-transform: none; white-space: normal; widows: auto; word-spacing: 0px; -webkit-text-stroke-width: 0px;">Hi Adam,<br><br>You can commit all these changes. Robert will, probably, rewrite them to include SKX target.<br></div></blockquote><div><br></div><div>I don’t think there should be a need to rewrite. I think you can just drive the same multiclass with VR256X or VR128X as RC and that would hopefully work. (I fixed up a few places before committing where I hard-coded VR512.)</div><div><br></div><div>Let me know if you disagree. Obviously we want the two projects to go smoothly in parallel: the AVX512F completion and the BW/DQ/VL work.</div><div><br></div><div>Patches committed as r214885, r214886, r214887, r214888, r214889 and r214890.</div><div><br></div><div>Adam</div><br><blockquote type="cite"><div style="font-size: 14px; font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: auto; text-align: start; text-indent: 0px; text-transform: none; white-space: normal; widows: auto; word-spacing: 0px; -webkit-text-stroke-width: 0px;"><br>- Elena<br><br><br>-----Original Message-----<br>From: Adam Nemet [<a href="mailto:anemet@apple.com">mailto:anemet@apple.com</a>]<span class="Apple-converted-space"> </span><br>Sent: Tuesday, August 05, 2014 01:54<br>To: Demikhovsky, Elena<br>Cc: llvm-commits<br>Subject: Re: [PATCH][X86] Split VALIGN out of X86ISD::PALINGR. Add masking VALINGD/Q<br><br>Apologies but the wrong version was sent out for the final patch in the series. This should be the correct set now.<span class="Apple-converted-space"> </span><br><br>On Aug 4, 2014, at 12:12 PM, Adam Nemet <<a href="mailto:anemet@apple.com">anemet@apple.com</a>> wrote:<br><br><blockquote type="cite">Hi,<br><br>I marked this patch X86 rather AVX512 because while its main purpose is to enable masking with valignd/q it also changes a bit how PALIGNR is handled. I also had to increase X86_MAX_OPERANDS from 5 to 6 which is also an X86-wide change.<br><br>The flow of the patchset is essentially to do some refactoring on the related TD part to make the rest of the patches simpler, then split the DAG nodes PALINGR and VALIGN, then add the masking support along with the intrinsics.<br><br>See the individual patch files for more detailed explanation.<br><br>Please let me know if it looks good. The clang counterpart to add the intrinsic header piece is ready to go to the CFE list.<br><br>Adam<br><br></blockquote>---------------------------------------------------------------------<br>Intel Israel (74) Limited<br><br>This e-mail and any attachments may contain confidential material for<br>the sole use of the intended recipient(s). Any review or distribution<br>by others is strictly prohibited. If you are not the intended<br>recipient, please contact the sender and delete all copies.</div></blockquote></div><br></body></html>