<br><br><div class="gmail_quote">On 17 August 2012 04:20, Rafael Espíndola <span dir="ltr"><<a href="mailto:rafael.espindola@gmail.com" target="_blank">rafael.espindola@gmail.com</a>></span> wrote:<br><blockquote style="margin:0px 0px 0px 0.8ex;padding-left:1ex;border-left-color:rgb(204,204,204);border-left-width:1px;border-left-style:solid" class="gmail_quote">
<p>Can you add a test for this?</p><p> </p></blockquote><div> </div><div>Attached patch tests agressive FMA formation and intrinsics for bdver2 target. I have noticed 2 issues:</div><div> </div><div>1. In <span lang="EN">fma4-intrinsics-x86_64.ll, I had to explicitly disable FMA3 until I fix that. (This issue was noticed during review)</span></div>
<div><span lang="EN">2. test/CodeGen/X86/fma3-intrinsics.ll fails for one case for bdver2 because memory form of FMA is not generated. (CHECK for memory pattern in @<span lang="EN">test_x86_fmadd_ps_y). Since this is not an actual failure, I need to fix the CHECK pattern.</span></span></div>
<div><span lang="EN"><span lang="EN"></span></span> </div><div><span lang="EN"><span lang="EN">-Anitha</span></span></div><div> </div><div> </div><div> </div><blockquote style="margin:0px 0px 0px 0.8ex;padding-left:1ex;border-left-color:rgb(204,204,204);border-left-width:1px;border-left-style:solid" class="gmail_quote">
<div><div>
On 16 August 2012 00:04, Anitha Boyapati <<a href="mailto:anitha.boyapati@gmail.com" target="_blank">anitha.boyapati@gmail.com</a>> wrote:<br>
> Author: anithab<br>
> Date: Wed Aug 15 23:04:02 2012<br>
> New Revision: 162012<br>
><br>
> URL: <a href="http://llvm.org/viewvc/llvm-project?rev=162012&view=rev" target="_blank">http://llvm.org/viewvc/llvm-project?rev=162012&view=rev</a><br>
> Log:<br>
> Patch to enable FMA on bdver2 target. Make XOP feature enable FMA4 as well.<br>
><br>
> Modified:<br>
> llvm/trunk/lib/Target/X86/X86.td<br>
><br>
> Modified: llvm/trunk/lib/Target/X86/X86.td<br>
> URL: <a href="http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86.td?rev=162012&r1=162011&r2=162012&view=diff" target="_blank">http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86.td?rev=162012&r1=162011&r2=162012&view=diff</a><br>
> ==============================================================================<br>
> --- llvm/trunk/lib/Target/X86/X86.td (original)<br>
> +++ llvm/trunk/lib/Target/X86/X86.td Wed Aug 15 23:04:02 2012<br>
> @@ -97,7 +97,7 @@<br>
> [FeatureAVX, FeatureSSE4A]>;<br>
> def FeatureXOP : SubtargetFeature<"xop", "HasXOP", "true",<br>
> "Enable XOP instructions",<br>
> - [FeatureAVX, FeatureSSE4A]>;<br>
> + [FeatureFMA4]>;<br>
> def FeatureVectorUAMem : SubtargetFeature<"vector-unaligned-mem",<br>
> "HasVectorUAMem", "true",<br>
> "Allow unaligned memory operands on vector/SIMD instructions">;<br>
> @@ -226,7 +226,7 @@<br>
> def : Proc<"bdver2", [FeatureXOP, FeatureFMA4, FeatureCMPXCHG16B,<br>
> FeatureAES, FeaturePCLMUL,<br>
> FeatureF16C, FeatureLZCNT,<br>
> - FeaturePOPCNT, FeatureBMI]>;<br>
> + FeaturePOPCNT, FeatureBMI, FeatureFMA]>;<br>
><br>
> def : Proc<"winchip-c6", [FeatureMMX]>;<br>
> def : Proc<"winchip2", [Feature3DNow]>;<br>
><br>
><br>
> _______________________________________________<br>
> llvm-commits mailing list<br>
> <a href="mailto:llvm-commits@cs.uiuc.edu" target="_blank">llvm-commits@cs.uiuc.edu</a><br>
> <a href="http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits" target="_blank">http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits</a><br>
</div></div></blockquote></div><br><br clear="all"><br>-- <br><i style="font-family:times new roman,serif"><b> Anitha</b></i><br><br>