<div class="gmail_extra"><div class="gmail_quote">On Mon, Jul 2, 2012 at 3:39 PM, Jack Carter <span dir="ltr"><<a href="mailto:jcarter@mips.com" target="_blank" class="cremed">jcarter@mips.com</a>></span> wrote:<br><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex">
Author: jacksprat<br>
Date: Mon Jul  2 17:39:45 2012<br>
New Revision: 159610<br>
<br>
URL: <a href="http://llvm.org/viewvc/llvm-project?rev=159610&view=rev" target="_blank" class="cremed">http://llvm.org/viewvc/llvm-project?rev=159610&view=rev</a><br>
Log:<br>
    mips32 long long register inline asm constraint support.<br>
<br>
    inlineasm-cnstrnt-bad-r-1.ll is NOT supposed to fail, so it was removed.    This resulted in the removal of a negative test (inlineasm-cnstrnt-bad-r-1.ll)<br></blockquote><div><br></div><div>I don't see this file actually removed with this commit, and it is now failing for me.</div>
<div> </div><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex">
<br>
<br>
Modified:<br>
    llvm/trunk/lib/Target/Mips/MipsISelLowering.cpp<br>
    llvm/trunk/test/CodeGen/Mips/inlineasm-operand-code.ll<br>
<br>
Modified: llvm/trunk/lib/Target/Mips/MipsISelLowering.cpp<br>
URL: <a href="http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/Mips/MipsISelLowering.cpp?rev=159610&r1=159609&r2=159610&view=diff" target="_blank" class="cremed">http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/Mips/MipsISelLowering.cpp?rev=159610&r1=159609&r2=159610&view=diff</a><br>

==============================================================================<br>
--- llvm/trunk/lib/Target/Mips/MipsISelLowering.cpp (original)<br>
+++ llvm/trunk/lib/Target/Mips/MipsISelLowering.cpp Mon Jul  2 17:39:45 2012<br>
@@ -3355,6 +3355,8 @@<br>
     case 'r':<br>
       if (VT == MVT::i32 || VT == MVT::i16 || VT == MVT::i8)<br>
         return std::make_pair(0U, &Mips::CPURegsRegClass);<br>
+      if (VT == MVT::i64 && !HasMips64)<br>
+        return std::make_pair(0U, &Mips::CPURegsRegClass);<br>
       if (VT == MVT::i64 && HasMips64)<br>
         return std::make_pair(0U, &Mips::CPU64RegsRegClass);<br>
       // This will generate an error message<br>
<br>
Modified: llvm/trunk/test/CodeGen/Mips/inlineasm-operand-code.ll<br>
URL: <a href="http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/Mips/inlineasm-operand-code.ll?rev=159610&r1=159609&r2=159610&view=diff" target="_blank" class="cremed">http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/Mips/inlineasm-operand-code.ll?rev=159610&r1=159609&r2=159610&view=diff</a><br>

==============================================================================<br>
--- llvm/trunk/test/CodeGen/Mips/inlineasm-operand-code.ll (original)<br>
+++ llvm/trunk/test/CodeGen/Mips/inlineasm-operand-code.ll Mon Jul  2 17:39:45 2012<br>
@@ -41,5 +41,11 @@<br>
 ;CHECK:        #NO_APP<br>
   tail call i32 asm sideeffect "addi $0,$1,${2:z}", "=r,r,I"(i32 7, i32 0) nounwind<br>
<br>
+; a long long in 32 bit mode (use to assert)<br>
+;CHECK:        #APP<br>
+;CHECK:        addi ${{[0-9]+}},${{[0-9]+}},3<br>
+;CHECK:        #NO_APP<br>
+  tail call i64 asm sideeffect "addi $0,$1,$2 \0A\09", "=r,r,X"(i64 1229801703532086340, i64 3) nounwind<br>
+<br>
   ret i32 0<br>
 }<br>
<br>
<br>
_______________________________________________<br>
llvm-commits mailing list<br>
<a href="mailto:llvm-commits@cs.uiuc.edu" class="cremed">llvm-commits@cs.uiuc.edu</a><br>
<a href="http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits" target="_blank" class="cremed">http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits</a><br>
</blockquote></div><br></div>