[llvm] [AArch64][SME] Allow memory operations lowering to custom SME functions. (PR #79263)

Dinar Temirbulatov via llvm-commits llvm-commits at lists.llvm.org
Mon Mar 25 02:43:36 PDT 2024


================
@@ -76,15 +82,85 @@ SDValue AArch64SelectionDAGInfo::EmitMOPS(AArch64ISD::NodeType SDOpcode,
   }
 }
 
+SDValue AArch64SelectionDAGInfo::EmitSpecializedLibcall(
+    SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Dst, SDValue Src,
+    SDValue Size, RTLIB::Libcall LC) const {
+  const AArch64Subtarget &STI =
+      DAG.getMachineFunction().getSubtarget<AArch64Subtarget>();
+  const AArch64TargetLowering *TLI = STI.getTargetLowering();
+  TargetLowering::ArgListTy Args;
+  TargetLowering::ArgListEntry DstEntry;
+  SDValue Symbol;
----------------
dtemirbulatov wrote:

Done.

https://github.com/llvm/llvm-project/pull/79263


More information about the llvm-commits mailing list