[llvm] [BOLT][AArch64] Fixes assertion errors occurred when perf2bolt was executed (PR #83394)

Vladislav Khmelevsky via llvm-commits llvm-commits at lists.llvm.org
Mon Mar 4 08:49:36 PST 2024

Previous message: [llvm] [CodeGen] Increase NumVisited limit in TwoAddressInstructionPass to 64 (PR #80627)
Next message: [llvm] [NVPTX] Skip processing BasicBlocks with single unreachable instruction in `nvptx-lower-unreachable` pass. (PR #72641)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

yota9 wrote:

Hello, thank you for a change.
But aren't these changes related to JT? We're loading table address, offset, add them and jump - I'm not completely sure why we want to skip it.
Also please add proper test.

https://github.com/llvm/llvm-project/pull/83394

Previous message: [llvm] [CodeGen] Increase NumVisited limit in TwoAddressInstructionPass to 64 (PR #80627)
Next message: [llvm] [NVPTX] Skip processing BasicBlocks with single unreachable instruction in `nvptx-lower-unreachable` pass. (PR #72641)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list