[llvm] [RISCV] Add IntrArgMemOnly for vector load/store intrinsic (PR #78415)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 22 23:13:11 PST 2024


https://github.com/topperc approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/78415


More information about the llvm-commits mailing list