[llvm] [RISCV][MISched] Set EnableIntervals to true for SiFive7 (PR #75681)
Jessica Paquette via llvm-commits
llvm-commits at lists.llvm.org
Tue Dec 19 23:14:28 PST 2023
ornata wrote:
I think this needs `REQUIRES: asserts`
https://github.com/llvm/llvm-project/pull/75681
More information about the llvm-commits
mailing list