[llvm] [RISCV] Add macro fusions for Xiangshan (PR #72362)

[Yingwei Zheng via llvm-commits]

================
@@ -0,0 +1,114 @@
+//==----- RISCVMacroFusion.td - Macro Fusion Definitions -----*- tablegen -*-=//
+//
+// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
+// See https://llvm.org/LICENSE.txt for license information.
+// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
+//
+//===----------------------------------------------------------------------===//
+
+// ===---------------------------------------------------------------------===//
+// The following definitions describe the macro fusion predicators.
+
+class RISCVMacroFusionCommon<list<Instruction> first,list<Instruction> second,
+                             list<MCInstPredicate> extraFirstPreds = [],
+                             list<MCInstPredicate> extraSecondPreds = [],
+                             list<MacroFusionPredicateBase> extraProlog = [],
+                             list<MacroFusionPredicateBase> extraEpilog = []>
+  : MacroFusion<CheckAll<!listconcat([CheckOpcode<first>], extraFirstPreds)>,
+                CheckAll<!listconcat([
+                  CheckOpcode<second>,
+                  CheckAny<[
+                    CheckIsVRegOperand<0>,
+                    CheckSameRegOperand<0, 1>
+                  ]>
+                ], extraSecondPreds)>,
+                !listconcat([WildcardTrue], extraProlog),
+                !listconcat([OneUse, TieReg<0, 1>], extraEpilog)>;
+
+def LUIADDI: RISCVMacroFusionCommon<[LUI], [ADDI, ADDIW]>;
+
+//===----------------------------------------------------------------------===//
+// Macro fusions for Xiangshan.
+//===----------------------------------------------------------------------===//
+
+// clear upper 32 bits / get lower 32 bits: slli r1, r0, 32 + srli r1, r1, 32
+def ClearUpper32Bits : RISCVMacroFusionCommon<[SLLI], [SRLI],
+                                              [CheckImmOperand<2, 32>],
+                                              [CheckImmOperand<2, 32>]>;
+
+// clear upper 48 bits / get lower 16 bits: slli r1, r0, 48 + srli r1, r1, 48
+def ClearUpper48Bits : RISCVMacroFusionCommon<[SLLI], [SRLI],
+                                              [CheckImmOperand<2, 48>],
+                                              [CheckImmOperand<2, 48>]>;
+
+// clear upper 48 bits / get lower 16 bits: slliw r1, r0, 16 + srliw r1, r1, 16
+def GetLower16Bits : RISCVMacroFusionCommon<[SLLIW], [SRLIW],
+                                            [CheckImmOperand<2, 16>],
+                                            [CheckImmOperand<2, 16>]>;
+
+// sign-extend a 16-bit number: slliw r1, r0, 16 + sraiw r1, r1, 16
+def SExtH : RISCVMacroFusionCommon<[SLLIW], [SRAIW],
+                                            [CheckImmOperand<2, 16>],
+                                            [CheckImmOperand<2, 16>]>;
+
+// These should be covered by Zba extension?
+// shift left by one and add: slli r1, r0, 1 + add r1, r1, r2
+// shift left by two and add: slli r1, r0, 2 + add r1, r1, r2
+// shift left by three and add: slli r1, r0, 3 + add r1, r1, r2
+def ShiftNAdd : RISCVMacroFusionCommon<[SLLI], [ADD],
+                                       [CheckAny<[CheckImmOperand<2, 1>,
+                                                  CheckImmOperand<2, 2>,
+                                                  CheckImmOperand<2, 3>]>]>;
+
+// shift zero-extended word left by one: slli r1, r0, 32 + srli r1, r0, 31
+// shift zero-extended word left by two: slli r1, r0, 32 + srli r1, r0, 30
+// shift zero-extended word left by three: slli r1, r0, 32 + srli r1, r0, 29
+def ShiftZExtByN : RISCVMacroFusionCommon<[SLLI], [SRLI],
+                                          [CheckImmOperand<2, 16>],
----------------
dtcxzyw wrote:

```suggestion
                                          [CheckImmOperand<2, 32>],
```

https://github.com/llvm/llvm-project/pull/72362