[llvm] TableGen support for RegisterBankInfo (PR #71357)

[via llvm-commits]

================
@@ -112,7 +112,11 @@ class RegisterBankEmitter {
   void emitBaseClassDefinition(raw_ostream &OS, const StringRef TargetName,
                                const std::vector<RegisterBank> &Banks);
   void emitBaseClassImplementation(raw_ostream &OS, const StringRef TargetName,
-                                   std::vector<RegisterBank> &Banks);
+                                   const std::vector<RegisterBank> &Banks);
+  void emitRBIHeader(raw_ostream &OS, const StringRef TargetName,
+                     const std::vector<RegisterBank> &Banks);
+  void emitRBIImplementation(raw_ostream &OS, const StringRef TargetName,
+                             const std::vector<RegisterBank> &Banks);
----------------
CBSears wrote:

Sure but there are other const StringRef uses. Shall I change them as well?

https://github.com/llvm/llvm-project/pull/71357