[llvm] [RISCV] Apply `IsSignExtendingOpW = 1` on `fcvtmod.w.d` (PR #69633)

Min-Yih Hsu via llvm-commits llvm-commits at lists.llvm.org
Thu Oct 19 14:55:39 PDT 2023

Previous message: [llvm] [RISCV] Apply `IsSignExtendingOpW = 1` on `fcvtmod.w.d` (PR #69633)
Next message: [compiler-rt] [MSVC] fix the build (PR #69634)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/mshockwave closed https://github.com/llvm/llvm-project/pull/69633

Previous message: [llvm] [RISCV] Apply `IsSignExtendingOpW = 1` on `fcvtmod.w.d` (PR #69633)
Next message: [compiler-rt] [MSVC] fix the build (PR #69634)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list