[llvm] [AMDGPU][IGLP] SingleWaveOpt: Cache DSW Counters from PreRA (PR #67759)
Jeffrey Byrnes via llvm-commits
llvm-commits at lists.llvm.org
Tue Oct 10 08:21:42 PDT 2023
================
@@ -1105,14 +1112,20 @@ class MFMASmallGemmSingleWaveOpt final : public IGLPStrategy {
}
};
+static unsigned DSWCount = 0;
+static unsigned DSWWithPermCount = 0;
+static unsigned DSWWithSharedVMEMCount = 0;
+
void MFMASmallGemmSingleWaveOpt::applyIGLPStrategy(
DenseMap<int, SUnitsToCandidateSGsMap> &SyncedInstrs,
- DenseMap<int, SmallVector<SchedGroup, 4>> &SyncedSchedGroups) {
+ DenseMap<int, SmallVector<SchedGroup, 4>> &SyncedSchedGroups,
+ bool IsPostRA) {
unsigned MFMACount = 0;
- unsigned DSWCount = 0;
- unsigned DSWWithPermCount = 0;
- unsigned DSWWithSharedVMEMCount = 0;
unsigned DSRCount = 0;
+
+ assert((IsPostRA ||
+ DSWCount == DSWWithPermCount == DSWWithSharedVMEMCount == 0) &&
----------------
jrbyrnes wrote:
Yes, you are right. Thanks for pointing that out.
https://github.com/llvm/llvm-project/pull/67759
More information about the llvm-commits
mailing list