[llvm] [RISCV][SelectionDAG] Sign extend splats of i32 in getConstant on RV64 (PR #67027)

Ramkumar Ramachandra via llvm-commits llvm-commits at lists.llvm.org
Thu Sep 21 09:29:38 PDT 2023


================
@@ -63,3 +52,6 @@ define <vscale x 2 x i16> @scalable(<vscale x 2 x i32> %x) {
   %v48 = and <vscale x 2 x i16> %v44, %v47
   ret <vscale x 2 x i16> %v48
 }
+;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line:
+; RV32: {{.*}}
+; RV64: {{.*}}
----------------
artagnon wrote:

Please remove these lines, and the corresponding check-prefixes.

https://github.com/llvm/llvm-project/pull/67027


More information about the llvm-commits mailing list