[PATCH] D157839: [RISCV] Support global address as inline asm memory operand of `m`

Wang Pengcheng via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Aug 15 22:39:04 PDT 2023


wangpc updated this revision to Diff 550616.
wangpc added a comment.

Rebase.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D157839/new/

https://reviews.llvm.org/D157839

Files:
  llvm/lib/Target/RISCV/RISCVAsmPrinter.cpp
  llvm/test/CodeGen/RISCV/inline-asm-mem-constraint.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D157839.550616.patch
Type: text/x-patch
Size: 19622 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230816/d8b11fcd/attachment.bin>


More information about the llvm-commits mailing list