[PATCH] D153721: [RISCV] Add support for XCVsimd extension in CV32E40P

[Funan Zeng via Phabricator via llvm-commits]

melonedo updated this revision to Diff 538966.
melonedo added a comment.

RV->CV; update version; add "CORE-V" to feature description


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D153721/new/

https://reviews.llvm.org/D153721

Files:
  llvm/docs/RISCVUsage.rst
  llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  llvm/lib/Target/RISCV/RISCVFeatures.td
  llvm/lib/Target/RISCV/RISCVInstrInfoXCV.td
  llvm/test/MC/RISCV/corev/XCVsimd-invalid.s
  llvm/test/MC/RISCV/corev/XCVsimd.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D153721.538966.patch
Type: text/x-patch
Size: 372448 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230711/29df3a38/attachment-0001.bin>