[PATCH] D149811: [RISCV][CodeGen] Support Zhinx and Zhinxmin

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon May 8 17:39:11 PDT 2023

Previous message: [PATCH] D146872: [1/11][IR] Permit load/store/alloca for struct of the same scalable vector type
Next message: [PATCH] D149811: [RISCV][CodeGen] Support Zhinx and Zhinxmin
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper added a comment.

Do we need to update `RISCVInstrInfo::storeRegToStackSlot` and RISCVInstrInfo::loadRegFromStackSlot`?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D149811/new/

https://reviews.llvm.org/D149811

Previous message: [PATCH] D146872: [1/11][IR] Permit load/store/alloca for struct of the same scalable vector type
Next message: [PATCH] D149811: [RISCV][CodeGen] Support Zhinx and Zhinxmin
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list